


[^0]



## TABLE OF CONTENTS

## INTRODUCTION

SECTION 1: W65C832 FUNCTION DESCRIPTION
1.1 Instruction Register and Decode . . . . . . . . . . . . . . . 2
1.2 Timing Control Unit . . . . . . . . . . . . . . . . . . . . . 2
1.3 Arithmetic and Logic Unit . . . . . . . . . . . . . . . . . . 2
1.4 Internal Registers. . . . . . . . . . . . . . . . . . . . . . 2
1.5 Accumulators. . . . . . . . . . . . . . . . . . . . . . . . . 3
1.6 Data Bank Register. . . . . . . . . . . . . . . . . . . . . . 3
1.7 Direct. . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.8 Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.9 Processor Status. . . . . . . . . . . . . . . . . . . . . . . 3
1.10 Program Bank Register . . . . . . . . . . . . . . . . . . . . 4
1.11 Program Counter . . . . . . . . . . . . . . . . . . . . . . . 4
1.12 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . 4
SECTION 2: PIN FUNCTION DESCRIPTION ..... 10
2.1 Abort ..... 11
2.2 Address Bus ..... 11
2.3 Bus Enable. ..... 11
2.4 Data/Address Bus ..... 11
2.5 Emulation Status. ..... 12
2.6. Interrupt Request ..... 12
2.7 Memory Lock ..... 12
2.8 Memory/Index Select Status ..... 12
2.9 Non-Maskable Interrupt ..... 12
2.10 Phase 2 In ..... 12
2.11 Read/Write ..... 13
2.12 Ready ..... 13
2.13 Reset ..... 13
2.14 Valid Data Address, Valid Program Address ..... 14
2.15 VDD and VSS ..... 14
2.16 Vector Pull ..... 14
SECTION 3: ADDRESSING MODES ..... 15
3.1 Reset and Interrupt Vectors ..... 15
3.2 Stack ..... 15
3.3 Direct ..... 15
3.4 Program Address Space ..... 15
3.5 Data Address Space ..... 15
SECTION 4: TIMING, AC AND DC CHARACTERISTICS ..... 24
4.1 Absolute Maximum Ratings ..... 24
4.2 DC Characteristics. ..... 25
4.3 AC Characteristics, 5V. ..... 26
4.4 AC Characteristics, 1.2V ..... 27
SECTION 5: ORDERING INFORMATION ..... 29
SECTION 6: APPLICATION INFORMATION ..... 30
SECTION 7: ASSEMBLER SYNTAX STANDARDS ..... 43
7.1 Directives ..... 43
7.2 Comments. ..... 43
7.3 The Source Line ..... 43
SECTION 8: CAVEATS ..... 46
8.1 Stack Addressing. ..... 47
8.2 Direct Addressing ..... 47
8.3 Absolute Indexed Addressing ..... 48
8.4. ABORT ..... 48
8.5 VDA and VPA ..... 48
8.6 Apple II, IIc, IIc and II+ Disk Systems ..... 48
8.7 DB/BA Operation ..... 49
8.8 M/X Output. ..... 49
8.9 All Opcodes Function in All Modes of Operation ..... 49
8.10 Indirect Jumps ..... 49
8.11 Switching Modes ..... 49
8.12 Hardware Interrupts, $B R K$, and COP Instructions ..... 50
8.13 Binary Mode ..... 50
8.14 WAI Instruction ..... 50
8.15 STP Instruction ..... 50
8.16 COP Signatures ..... 50
8.17 WDM Opcode Use ..... 50
8.18 RDY Pulled During Write ..... 51
8.19 MVN and MVP ..... 51
8.20 Interrupt Priorities. ..... 51
8.21 Transfers from differing sized registers ..... 51
8.22 Stack Transfers ..... 51
8.23 REP/SEP ..... 51

## TABLE OF CONTENTS

FIGURES
SECTION 1: FUNCTION DESCRIPTION ..... 2
1-1 Internal Architecture Block Diagram ..... 5
1-2 W65C832 Native Mode Programming Model ..... 6
1-3 W65C816 16-bit Emulation Programming Model ..... 7
1-4 W65C02 8-bit Emulation Programming Model ..... 8
1-5 W65C832 Status Register Coding. ..... 9
SECTION 2: PIN FUNCTION DESCRIPTION ..... 10
2-1 W65C832 44 PLCC Pinout ..... 10
SECTION 4: TIMING, AC AND DC CHARACTERISTICS ..... 24
4-1 Timing Diagram. ..... 28

## table of Contents

TABLES
SECTION 1: FUNCTION DESCRIPTION ..... 2
1-1 W65C832 Emulation and Register Width Control. ..... 9
SECTION 2: PIN FUNCTION DESCRIPTION ..... 10
2-1 Pin Function Table ..... 11
SECTION 3: ADDRESSING MODES ..... 15
3-1 Address Mode Formats ..... 22
3-2 Addressing Mode Summary ..... 23
SECTION 4: TIMING, AC AND DC CHARACTERISTICS ..... 24
4-1 Absolute Maximum Ratings ..... 24
4-2 DC Characteristics. ..... 25
4-3A AC Characteristics-5V, $4-7 \mathrm{MHz}$ ..... 26
4-3B AC Characteristics-5V, $8-10 \mathrm{MHz}$. ..... 26
4-4A AC Characteristics-1.2V, 40 KHz ..... 27
SECTION 6: APPICATION INFORMATION ..... 30
6-1 Instruction Set ..... 30
6-2 Vector Locations ..... 31
6-3 Opcode Matrix ..... 32
6-4 Operation, Operation Codes and Status Register. ..... 33
6-5 Instruction Operation ..... 34-42
SECTION 7: ASSEMBLER SYNTAX STANDARDS ..... 43
7-3-1 Alternate Mnemonics ..... 44
7-3-2 Byte Selection Operator ..... 45
SECTION 8: CAVEATS ..... 46
8-1 Compatibility Issues ..... 46-47

## INTRODUCTION

The WDC W65C832 is a CMOS 32-bit microprocessor featuring total software compatibility with their 8 -bit NMOS and 8 -bit and 16 -bit CMOS 6500 -series predecessors. The W65C832 is pin-to-pin compatible with 16-bit devices currently available. These devices offer the many advantages of CMOS technology, including increased noise immunity, higher reliability, and greatly reduced power requirements. A software switch determines whether the processor is in the 8 -bit or 16-bit "emulation" mode, or in the native mode, thus allowing existing systems to use the expanded features.

As shown in the processor programming model, the Accumulator, ALU, $X$ and $Y$ Index registers have been extended to 32 bits. A 16-bit Program Counter, Stack Pointer and Direct Page register augments the Direct Page addressing mode (formerly Zero Page addressing). Separate Program Bank and Data Bank registers allow 24-bit memory addressing with segmented or linear addressing for program space and 32-bit 4GByte data space for ASIC use although only 24 bits of address are available in the standard pin-out.

Four signals provide the system designer with many options. The ABORT input can interrupt the currently executing instruction without modifying internal register, thus allowing virtual memory system design. Valid Data Address (VDA) and Valid Program Address (VPA) outputs facilitate dual cache memory by indicating whether a data segment or program segment is accessed. Modifying a vector is made easy by monitoring the Vector Pull (VP) output.

## KEY FEATURES OF THE W65C832

* Advanced CMOS design for low power * power consumption and increased noise immunity
* Single 1.2-5.25V power supply, as specified
* Emulation mode allows complete hardware and software compatibility with W65C816 designs
* 24-bit address bus allows access to 16 MBytes of memory space
* Full 32-bit ALU, Accumulator, and Index Registers
* Valid Data Address (VDA) and Valid Program Address (VPA) output allows dual cache and cycle steal DMA implementation
* Vector Pull (VP) output indicates when interrupt vectors are being addressed. May be used to implement vectored interrupt design
* Abort (ABORT) input and associated vector supports virtual memory system design

Separate program and data bank registers allow program segmentation or full 16-MByte linear addressing

* New Direct Register and stack relative addressing provides capability for re-entrant, re-cursive and re-locatable programming
* 24 addressing modes-13 original 6502 modes, plus 11 new addressing modes with 91 instructions using 255 opcodes
* Wait-for-Interrupt (WAI) and Stop-the Clock (STP) instructions further reduce power consumption, decrease interrupt latency and allows synchronization with external events
* Co-Processor (COP) instruction with associated vector supports co-processor configurations, i.e., floating point processors
* Block move ability


## SECTION 1

W65C832 FUNCTION DESCRIPTION

The W65C832 provides the design engineer with upward mobility and software compatibility in applications where a 32 -bit system configuration is desired. The W65C832's 32-bit hardware configuration, coupled with current software allows a wide selection of system applications. In the Emulation mode, the W65C832 offers many advantages, including full software compatibility with 6502, W65C02 or W65C816 coding. In addition, the W65C832's powerful instruction set and addressing modes make it an excellent choice for new 32-bit designs.

Internal organization of the $W 65 C 832$ can be divided into two parts: 1) The Register Section and 2) The Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. The $W 65 C 832$ has a 32 -bit internal architecture with an 8 -bit external data bus.

### 1.1 Instruction Register and Decode

An opcode enters the processor on the Data Bus, and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals.

### 1.2 Timing Control Unit (TCU)

The Timing Control Unit keeps track of each instruction cycle as it is executed. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

### 1.3 Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the 32 -bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.

### 1.4 Internal Registers (Refer to Programming Model)

### 1.5 Accumulator

The Accumulator is a general purpose register which stores one of the operands, or the result of most arithmetic and logical operations. In the Native mode the Accumulator can be 8-, 16- or 32 -bits wide.

### 1.6 Data Bank Register (DBR)

During modes of operation, the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24 -bit address is composed of the 16 -bit instruction effective address and the 8 -bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the W65C832. The Data Bank Register is initialized to zero during Reset.

### 1.7 Direct (D)

The 16 -bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8 -bit instruction operand address to the Direct Register. The Direct Register is initialized to zero during Reset.

### 1.8 Index (X and Y)

There are two Index Registers ( X and Y ) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre-indexing or post-indexing of indirect addresses may be selected. In the Native mode, both Index Registers are 32 bits wide (providing the Index Select Bit (X) equals zero). If the Index Select Bit (X) equals one, both registers will be 8 bits wide, and the high bytes if forced to zero.

### 1.9 Processor Status (P)

The 8 -bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E8 and E16) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation (E8) mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. The XFE instruction exchanges the Emulation (E8 and E16) mode select flags with the Overflow and Carry Flags. Table 1, Emulation and Register Width Control, illustrates the features of the Native and Emulation modes. The $M$ and $X$ flags are always equal to one in the 8 -bit Emulation mode. When an interrupt occurs during the Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

### 1.10 Program Bank Register (PBR)

The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is multiplexed with the data value and presented on the Data/Address lines during the first half of a program memory read cycle. The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto the Stack.

### 1.11 Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.

### 1.12 Stack Pointer (S)

The Stack Pointer is a 16 -bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation mode, the Stack Pointer high-order byte (SH) is always equal to one. The bank address for all stack operations is Bank zero.

Figure 1-1 W65C832 Internal Architecture Simplified Block Diagram



Index and Data Registers


## Status Register



P

Figure 1-2 W65C832 Native Mode Programming Model


Index and Data Registers


A


## Status Register



Figure 1-3 w65C816 16-bit Emulation Programming Model


Index and Data Registers


Address Registers


Status Register


Figure 1-4 w65C02 8-bit Emulation Programming Model


Figure 1-5 w65C832 Status Register Coding

Table 1-1 W65C832 Emulation and Register Width Control

|  |  |  |  | $A$ and Memory Loads, Stores, Pushes, and Pulls | $X, Y$ <br> Loads, <br> Stores, <br> Pushes, <br> Pulls, <br> and <br> Address | Generation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E16 | E8 | M | X |  |  |  |  |
| 0 | 0 | 0 | 0 | 16 | 32 | W65C832 N | Native |
| 0 | 0 | 0 | 1 | 16 | 8 | W65C832 N | Native |
| 0 | 0 | 1 | 0 | 8 | 32 | W65C832 N | Native |
| 0 | 0 | 1 | 1 | 8 | 8 | W65C832 N | Native |
| 0 | 1 | 0 | 0 | 32 | 32 | W65C832 N | Native |
| 0 | 1 | 0 | 1 | 32 | 8 | W65C832 N | Native |
| 0 | 1 | 1 | 0 | 8 | 32 | W65C832 N | Native |
| 0 | 1 |  | 1 | 8 | 8 | W65C832 N | Native |
| 1 | 0 | 0 | 0 | 16 | 16 | W65C816 E | Emulation |
| 1 | 0 | 0 | 1 | 16 | 8 | W65C816 E | Emulation |
| 1 | 0 | 1 | 0 | 8 | 16 | W65C816 E | Emulation |
| 1 | 0 | 1 | 1 | 8 | 8 | W65C816 E | Emulation |
| 1 | 1 | 1 | BRK | 8 | 8 | W65C02 E | Emulation |

## SECTION 2

PIN FUNCTION DESCRIPTION

|  |  |  | $\begin{aligned} & A \\ & B \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | I | 0 |  |  |  | R |  |  | P |  |  |
|  | M | R | R | R | V | V | E | V | M | H |  |  |
|  | I | 2 | T | D | P | S | S | D | 1 | I | B |  |
|  | - | - | - | Y | - | S | - | A | X | 2 | E |  |
|  | 6 | 5 | 4 | 3 | 2 | 1 | 44 | 43 | 42 | 41 | 40 |  |
| NMI- | 7 |  |  |  |  |  |  |  |  |  | 39 | E8/E16 |
| VPA | 8 |  |  |  |  |  |  |  |  |  | 38 | R/W- |
| VDD | 9 |  |  |  |  |  |  |  |  |  | 37 | VDD |
| A0 | 10 |  |  |  |  |  |  |  |  |  | 36 | D0/A16 |
| A1 | 11 |  |  |  |  |  |  |  |  |  | 35 | D1/A17 |
| vSS | 12 |  |  |  |  | C832 |  |  |  |  | 34 | D2/A18 |
| A2 | 13 |  |  |  |  |  |  |  |  |  | 33 | D3/A19 |
| A3 | 14 |  |  |  |  |  |  |  |  |  | 32 | D4/A20 |
| A4 | 15 |  |  |  |  |  |  |  |  |  | 31 | D5/A21 |
| A5 | 16 |  |  |  |  |  |  |  |  |  | 30 | D6/A22 |
| A6 | 17 |  |  |  |  |  |  |  |  |  | 29 | D7/A23 |
|  | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |  |
|  | A | A | A | A | A | V | V | A | A | A | A |  |
|  | 7 | 8 | 9 | 1 | 1 | S | S | 1 | 1 | 1 | 1 |  |
|  |  |  |  | 0 | 1 | S | S | 2 | 3 |  | 5 |  |

Figure 2-1 W65C832 44 Pin PLCC Pinout

Table 2-1 Pin Function Table

| Pin | Description |
| :--- | :--- |
| A0-A15 | Address Bus |
| ABORT- | Abort Input |
| BE | Bus Enable |
| PHI2 (IN) | Phase 2 In Clock |
| D0/A16-D7/A23 | I |
| E8/E16 Bus/Address Bus | Emulation Select |
| IRQ- | Interrupt Request |
| ML- | Memory Lock |
| M/X | Mode Select (Pm or Px) |
| NMI- | Non-Maskable Interrupt |
| RDY | Ready |
| RES- | Reset |
| R/W- | Read/Write |
| VDA | Valid Data Address |
| VP- | Vector Pull |
| VPA | Valid Program Address |
| VDD | Positive Power Supply (+5 volts) |
| VSS | Internal Logic Ground |

### 2.1 Abort (ABORT-)

The Abort input is used to abort instructions (usually due to an Address Bus condition). A negative transition will inhibit modification of any internal register during the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in stack memory. The Abort vector address is 00FFF8,9 (Emulation mode) or OOFFE8,9 (Native mode). Note that ABORT- is a pulse-sensitive signal; i.e., an abort will occur whenever there is a negative pulse (or level) on the ABORT- pin during a PHI2 clock.

### 2.2 Address Bus (A0-A15)

These sixteen output lines form the low 16 bits of the Address Bus for memory and I/O exchange on the Data Bus. The address lines may be set to the high impedance state by the Bus Enable (BE) signal.

### 2.3 Bus Enable (BE)

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/W- signal. With Bus Enable high, the $\mathrm{R} / \mathrm{W}$ - and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.

### 2.4 Data/Address Bus (D0/A16-D7/A23)

These eight lines multiplex address bits A16-A23 with the data value D0-D7. The address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. Four memory cycles are required to transfer 32 -bit values. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

### 2.5 Emulation Status (E8/E16)

The Emulation Status output E8/E16 reflects the state of the Emulation E8 and E16 mode flags in the Processor Status (P) Register. This signal may be thought of as an opcode extension and used for memory and system management.

### 2.6 Interrupt Request (IRQ-)

The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQ Disable (I) flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait-for-Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is O0FFFE, F (Emulation mode) or OOFFEE,F (Native mode). Since IRQ- is a level-sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition.

### 2.7 Memory Lock (ML-)

The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three, five or nine cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the $M$ and E8 flags.

### 2.8 Memory/Index Select Status (M/X)

This multiplexed output reflects the state of the Accumulator (M) and Index (X) select flags (bits 5 and 4 of the Processor Status ( $P$ ) Register. Flag $M$ is valid during the Phase 2 clock negative transition and Flag X is valid during the Phase 2 clock positive transition. These bits may be thought of as opcode extensions and may be used for memory and system management.

### 2.9 Non-Maskable Interrupt (NMI-)

A negative transition on the NMI- input initiates an interrupt sequence. A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector address is 00FFFA,B (8-bit Emulation mode), 00FFEA, B (16-bit Emulation mode) or OOFFDA, B (Native mode). Since NMI- is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, no interrupt will occur if NMI- remains low.

### 2.10 Phase 2 In (PHI2)

This is the system clock input to the microprocessor internal clock generator. During the low power Standby Mode, PHI2 may held in the high or low state to preserve the contents of internal registers. However, usually it is held in the high state.

WDC

### 2.11 Read/Write (R/W-)

When the $R / W$ - output signal is in the high state, the microprocessor is reading data from memory or $I / O$. When in the low state, the Data Bus contains valid data from the microprocessor which is to be stored at the addressed memory location. The $\mathrm{R} / \mathrm{W}$ signal may be set to the high impedance state by Bus Enable (BE).

### 2.12 Ready (RDY)

This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state. Returning RDY to the active high state allows the microprocessor to continue following the next PHI2 Clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a RES-, ABORT-, NMI-, or IRQ- external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQ- servicing routine. If the IRQ- Disable flag has been set, the next instruction will be executed when the IRQ- occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. However, this feature should only be used on ASIC's and the RDY buffer modified. The Stop (STP) instruction has no effect on RDY.

### 2.13 Reset (RES-)

The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pullup device. The RES- signal must be held low for at least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RES- is being held low. During the Reset conditioning period, the following period, the following processor initialization takes place:


STP and WAI instructions are cleared.

| E8 | Signals |  |
| :--- | :--- | :--- |
| E16 | Si |  |
| $M / X=1$ | VDA $=0$ |  |
| R/W- $=1$ | VP- $=1$ |  |
| SYNC $=0$ | VPA $=0$ |  |

When Reset is brought high, an interrupt sequence is initiated:

- $\mathrm{R} / \mathrm{W}$ - remains in the high state during the stack address cycles.
- The Reset vector address is 00FFFC,D.

WDC

```
2.14 Valid Data Address (VDA) and Valid Program Address (VPA)
These two output signals indicate valid memory addresses when high logic 1, and are
used for memory or I/O address qualification.
VDA VPA
    0 Internal Operation-Address and Data Bus available.
    The Address Bus may be invalid.
    0 1 Valid program address-may be used for program cache
        control.
    1 Valid data address-may be used for data cache control.
    1 Opcode fetch-may be used for program cache control
        and single step control
2.15 VDD and VSS
VDD is the positive supply voltage and VSS is system logic ground.
2.16 Vector Pull (VP-)
The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence. VP- is low during the last two interrupt sequence cycles, during which time the processor reads the interrupt vector. The VP- signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.
```


## SECTION 3

## ADDRESSING MODES

The $W 65 C 832$ is capable of directly addressing 16 MBytes of memory for program space and 4GBytes for data space although only 24 bits (16MBytes) of address space are available on the standard product. This address space has special significance within certain addressing modes, as follows:

### 3.1 Reset and Interrupt Vectors

The Reset and Interrupt Vectors use the majority of the fixed addresses between OOFFDO and OOFFFF.

### 3.2 Stack

The Stack may use memory from 000000 to $00 F F F F$. The effective address of stack and Stack Relative addressing modes will be always be within this range.

### 3.3 Direct

The Direct addressing modes are usually used to store memory registers and pointers. The effective address generated by Direct, Direct,X and Direct,Y addressing modes is always in Bank 0 (000000-00FFFF).

### 3.4 Program Address Space

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64 K bytes although code segments may not span bank boundaries.

### 3.5 Data Address Space

The Data Address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. The following addressing modes generate 24 -bit effective addresses in $W 65 C 816$ Emulation mode and some, where noted by (*), generate 32 -bit effective address in $W 65 C 832$ native mode.

```
O Direct Indexed Indirect (d,x)
* Direct Indirect Indexed (d),y
O Direct Indirect (d)
O Direct Indirect Long [d]
* Direct Indirect Long Indexed [d],y
o Absolute a
* Absolute a,x
* Absolute a,y
- Absolute Long al
* Absolute Long Indexed al,x
* Stack Relative Indirect Indexed (d,x),y
```

The following addressing mode descriptions provide additional detail as to how effective addresses are calculated.

Twenty-four addressing modes are available for the w65C832. The 32-bit indexed addressing modes are used with the W65C832; however, the high byte of the address is not available to the hardware on the standard $W 65 C 832$ but is available on the core for ASIC's. Detailed descriptions of the 24 addressing modes are as follows:

```
3.5.1 Immediate Addressing-\#
The operand is the second byte in 8 -bit mode, second and third bytes when in the 16 -bit mode, or 2 nd thru 5 th bytes in 32 -bit mode of the
instruction.
3.5.2 Absolute-a
With Absolute addressing the second and third bytes of the instruction form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.
```

```
Instruction: | opcode | addrl | addrh
```

Instruction: | opcode | addrl | addrh
Operand
Operand
Address: | DBR | addrh | addrl |
Address: | DBR | addrh | addrl |
3.5.3 Absolute Long-al
Instruction: | opcode | addrl | addrh | baddr |
Operand
Address: | baddr | addrh | addrl |
3.5.4 Direct-d
The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0 .

```
\begin{tabular}{|c|c|c|c|}
\hline Instruction: & opcode & Offset & \\
\hline & & Direct & Register \\
\hline Operand & \(+\) & & offset \\
\hline Address: & 00 & effecti & e address \\
\hline
\end{tabular}

3.5.5 Accumulator-A
 This form of addressing always uses a single byte instruction. The operand is the Accumulator.
3.5.6 Implied-i

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.
* 3.5.7 Direct Indirect Indexed-(d), y

This address mode is often referred to as Indirect, Y. The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24 -bit base address. The \(Y\) Index Register is added to the base address to form the effective address. In native mode this creates 32-bit effective addresses.

* 3.5.8 Direct Indirect Long Indexed-[d], y With this addressing mode, the 24 -bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24 -bit base address plus the \(Y\) Index Register. In native mode this creates 32 -bit effective addresses.

3.5.9 Direct Indexed Indirect-(d, x)

This address mode is often referred to as Indirect, X. The second byte of the instruction is added to the sum of the Direct Register and the \(X\) Index Register. The result points to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

3.5.10 Direct Indexed With \(X-d, x\)

The second byte of the instruction is added to the sum of the Direct Register and the \(X\) Index Register to form the 16 -bit effective address. The operand is always in Bank 0.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{Instruction:} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{opcode | offset \(\mid\)}} \\
\hline & & & \\
\hline & \multirow[t]{2}{*}{\(+\)} & & 1 offset \\
\hline & & direct & address \\
\hline Operand & & & X Reg \\
\hline Address: & 00 & ffectiv & ve address \\
\hline
\end{tabular}
3.5.11 Direct Indexed With \(Y-d, Y\)

The second byte of the instruction is added to the sum of the Direct Register and the \(Y\) Index Register to form the 16-bit effective address. The operand is always in Bank 0.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{Instruction:} & opcode & offset & \multirow[b]{2}{*}{Register} \\
\hline & & Direct & \\
\hline & \(+\) & & offset \\
\hline & & direct & address \\
\hline Operand & + & & \(Y\) Reg \\
\hline Address: & 00 & ffectiv & e address \\
\hline
\end{tabular}
* 3.5.12 Absolute Indexed With \(\mathrm{X}-\mathrm{a}, \mathrm{x}\)

The second and third bytes of the instruction are added to the \(X\) Index Register to form the low-order 16-bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address. In native mode this creates 32 -bit effective addresses.
\begin{tabular}{l|c|c|} 
Instruction: & opcode & addrl \\
\hline DBR \(\mid\) addrh & addrl \\
Operand & \(+\mid\) & X Reg \\
Address: & effective address
\end{tabular}
* 3.5.13 Absolute Long Indexed With X-al,x The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24 -bit address and the X Index Register. In native mode this creates 32 -bit effective addresses.
\begin{tabular}{l|c|c|c|}
\hline Instruction: & opcode \(\mid\) addrl & addrh & baddr \\
\hline & baddr \(\mid\) addrh & addrl & \\
Operand & \(+\mid\) & X Reg & \\
Address: & effective address
\end{tabular}
* 3.5.14 Absolute Indexed With \(Y-a, y\)

The second and third bytes of the instruction are added to the \(Y\) Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address. In native mode this creates 32 -bit effective addresses.

3.5.15 Program Counter Relative-r

This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127 . The Program Bank Register is not affected.
3.5.16 Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is usd only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset is a signed 16 -bit quantity in the range from -32768 to 32767. The Program Bank Register is not affected.
3.5.17 Absolute Indirect-(a)

The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.
```

Instruction: | opcode | addrl | addrh
Indirect Address = | 00 | addrh | addrl |
New PC = (indirect address)
with JML:
New PC = (indirect address)
New PBR = (indirect address +2)

```
3.5.18 Direct Indirect-(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

3.5.19 Direct Indirect Long-[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24 -bit effective address.

Instruction:

then:
Operand | (direct address) | Address:
3.5.20 Absolute Indexed Indirect-( \(a, x\) )

The second and third bytes of the instruction are added to the X Index Register to form a 16 -bit pointer in Bank 0 . The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed.
\begin{tabular}{|c|c|c|c|}
\hline Instruction: & opcode & addrl & addrh \\
\hline & & addrh & addrl \\
\hline & & & X Reg \\
\hline
\end{tabular}
then:
```

PC = (address)

```
3.5.21 Stack-s

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0 . Interrupt Vectors are always fetched from Bank 0.
3.5.22 Stack Relative-d, s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the stack pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255 .
\begin{tabular}{|c|c|c|c|}
\hline Instruction: & opcode & offset & \\
\hline & & Stack & Pointer \\
\hline Operand Address: & 00 & & 1 offset \\
\hline
\end{tabular}
3.5.23 Stack Relative Indirect Indexed-(d, s), y

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16 -bit base address in Bank 0 . The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24 -bit base address and the \(Y\) Index Register. In the native mode this creates 32 -bit effective addresses.

3.5.24 Block Source Bank, Destination Bank-xyaThis addressing mode is used by the Block Move instructions. The secondbyte of the instruction contains the high-order 8 bits of thedestination address. The \(Y\) Index Register contains the low-order 16bits of the destination address. The third byte of the instructioncontains the high-order 8 bits of the source address. The \(X\) IndexRegister contains the low-order bits of the source address. TheAccumulator contains one less than the number of bytes to move. Whenthe Accumulator is zero it will move one byte. The second byte of theblock move instructions is also loaded into the Data Bank Register. InW65C832 native mode this \(X\) Index Register contains the entire sourceaddress and the \(X\) Index Register contains the entire destinationaddress; therefore, the instruction is shorter by two bytes and two cycles per byte moved.



Note: The alternate ! (exclamation point) is used in place of the | (vertical bar).

Table 3-2 Addressing Mode Summary
\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{Instruction Times In Memory Cycles} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { |Memory Utilization } \\
& \text { | In Number of Program } \\
& \text { Sequence Bytes }
\end{aligned}
\]} \\
\hline Address Mode & Original & New & Original | & New \\
\hline & |8-bit NMOS| & W65C832 & |8-bit NMOS \(\mid\) & W65C832 \\
\hline & 6502 | & & 6502 | & \\
\hline 1. Immediate & 2 & 2 (3) & 2 & 2 (3) \\
\hline 2. Absolute & 4(5) & \(4(3,5)\) & 3 & 3 \\
\hline 3. Absolute Long & 1 - 1 & \(5(3)\) & \(1-1\) & 4 \\
\hline 4. Direct & \(3(5)\) & \(3(3,4,5)\) & 2 & 2 \\
\hline 5. Accumulator & 2 & 2 & 1 & 1 \\
\hline 6. Implied & 2 & 2 & 1 & 1 \\
\hline 7. Direct Indirect Indexed & 5 (1) & \(5(1,3,4)\) & 2 & 2 \\
\hline (d) , Y & & & & \\
\hline 8. Direct Indirect Indexed & 1 - | & \(6(3,4)\) & - & 2 \\
\hline Long [d], y & 1 & & & \\
\hline 9. Direct Indexed Indirect & 6 & \(6(3,4)\) & 2 & 2 \\
\hline ( \(\mathrm{d}, \mathrm{x}\) ) & & & & \\
\hline 110. Direct, X & 4(5) & \(4(3,4,5)\) & 2 & 2 \\
\hline |11. Direct, Y & 4 & \(4(3,4)\) & 2 & 2 \\
\hline |12. Absolute, X & \(4(1,5)\) & \(4(1,3,5)\) & 3 & 3 \\
\hline 13. Absolute Long,X & - | & 5 (3) & \(1-1\) & 4 \\
\hline |14. Absolute, Y & 4(1) & \(4(1,3)\) & 3 & 3 \\
\hline |15. Relative & \(2(1,2)\) & 2 (2) & 2 & 2 \\
\hline |16. Relative Long & - 1 & \(3(2)\) & \(1-1\) & 3 \\
\hline |17. Absolute Indirect (Jump) & 5 & 5 & 3 & 3 \\
\hline |18. Direct Indirect & - 1 & \(5(3,4)\) & \(1-1\) & 2 \\
\hline |19. Direct Indirect Long & - | & \(6(3,4)\) & - | & 2 \\
\hline |20. Absolute Indexed Indirect (Jump) & - | & 6 & \(1-1\) & 3 \\
\hline 21. Stack & 3-7 & 3-11 & 1-3 & 1-4 \\
\hline 22. Stack Relative & - | & \(4(3)\) & \(1-1\) & 2 \\
\hline 123. Stack Relative Indirect & - | & 7 (3) & \(1-1\) & 2 \\
\hline Indexed & | & & , & \\
\hline 124. Block Move X, Y, C (Source, & - 1 & 7 (6) & \(1-1\) & 3 (6) \\
\hline Destination, Block & | & & I & \\
\hline Length) & & & 1 & \\
\hline
\end{tabular}

\section*{Notes (these are indicated in parentheses):}
1. Page boundary, add 1 cycle if page boundary is crossed when forming address.
2. Branch taken, add 1 cycle if branch is taken.
3. 16 bit operation, add 1 cycle, add 1 byte for immediate. 32 bit operation, add 3 cycles, add 3 bytes for immediate.
4. Direct register low (DL) not equal zero, add 1 cycle.
5. Read-Modify-Write, add 2 cycles for 8 -bit, add 4 cycles for 16 -bit, add 8 cycles for 32 -bit operation.
6. For W65C832 native mode, subtract 2 cycles and 2 bytes.

WDC
THE WESTERN DESIGN CENTER, INC.

\section*{SECTION 4}

TIMING, AC AND DC CHARACTERISTICS

\subsection*{4.1 Absolute Maximum Ratings: (Note 1)}

Table 4-1 Absolute Maximum Ratings
\begin{tabular}{|l|c:c|}
\hline \multicolumn{1}{|c|}{ Rating } & Symbol & Value \\
\hline Supply Voltage & VDD & -0.3 to +7.0 V \\
Input Voltage & VIN & -0.3 to VDD +0.3 V \\
Operating Temperature & TA & \(0 \mathrm{O}^{\circ} \mathrm{C}\) to +700 C \\
Storage Temperature & TS & \(-55 \mathrm{O}^{\circ} \mathrm{C}\) to \(+150{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Notes:
1. Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.
```

4.2 DC Characteristics: VDD = 5.0V +/- 5%,
vSS = OV,
TA = 00C to +700C

```

Table 4-2 DC Characteristics
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & Symbol| & & & Unit_ \\
\hline Input High Voltage & Vih & & & \\
\hline | RES-, RDY, IRQ-, Data, BE & & 2.0 I & VDD +0.31 & V \\
\hline | PHI2, NMI-, ABORT- & & 10.9*VDD & VDD+0.31 & V \\
\hline \multicolumn{5}{|l|}{| Input Low Voltage} \\
\hline | RES-, RDY, IRQ-, Data, BE & & -0.3 & 0.8 & V \\
\hline PHI2, NMI-, ABORT- & & -0.3 & 0.1*VDD & V \\
\hline | Input Leakage Current (Vin \(=0.4\) to 2.4) & Iin & & & \\
\hline | RES-, NMI-, IRQ-, BE, ABORT- & & -100 & 1 | & uA \\
\hline | (Internal Pullup) & & & & \\
\hline | RDY (Internal Pullup, Open Drain) & & -100 & 10 & uA \\
\hline | PHI2 & Iin & -1 & 1 & uA \\
\hline Address, Data, R/W-, (Off State, \(\mathrm{BE}=0\) ) & & -10 & 10 & uA \\
\hline Output High Voltage (Ioh=-100uA) & Voh & & & \\
\hline Data, Address, R/W-,ML-, VP-, M/X, E8/E16 & & & & \\
\hline VDA, VPA & & \(10.7 \mathrm{VDD} \mid\) & - & V \\
\hline |Output Low Voltage ( \(\mathrm{Iol}=1.6 \mathrm{~mA}\) ) & Vol & & & \\
\hline Data, Address, R/W-,ML-, VP-, M/X, E8/E16 & & & & \\
\hline VDA, VPA & & - & 0.4 & V \\
\hline Supply Current (No Load) & Idd & & 4 | & \(\overline{\mathrm{mA} / \mathrm{MHz}}\) \\
\hline \multirow[t]{3}{*}{| Standby Current (No Load, Data Bus \(=\) VSS
| orVDD
RES-, NMI-, IRQ-, SO-, BE, ABORT-, PHI2 \(=\) VDD )} & Isb & - & & \\
\hline & & & & \\
\hline & & & 1 & uA \\
\hline \multicolumn{5}{|l|}{Capacitance (Vin \(=0 \mathrm{~V}, \mathrm{TA}=250 \mathrm{C}, \mathrm{f}=2 \mathrm{MHz}\) )} \\
\hline Logic, PHI2 & Cin & - - & 10 & pF \\
\hline Address, Data, R/W-(Off State) & Cts & 1 - 1 & 15 & pF \\
\hline
\end{tabular}
4.3 General AC Characteristics:
\(V D D=5 . O V+/-5 \%, V S S=O V\),
\(\mathrm{Ta}=00 \mathrm{C}\) to +700 C
Table 4-3A W65C832 General AC Characteristics, \(4-7 \mathrm{MHz}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{| Symbol} & \multicolumn{2}{|l|}{4 MHz} & \multicolumn{2}{|l|}{5 MHz} & \multicolumn{2}{|l|}{6 MHz} & \multicolumn{2}{|l|}{7 MHz} & \multirow[t]{2}{*}{Unit} \\
\hline & & | Min & Max & | Min & Max & Min & Max & & Max & \\
\hline | Cycle Time & tCYC & |250| & DC & |200| & DC & 1165 & IDC & 140 & DC & nS \\
\hline | Clock Pulse Width Low & tPWL & . 125 & 10 & . 101 & 110 & . 082 & 10 & . 07 & 110 & US \\
\hline |Clock Pulse Width High & tPWH & 125 | & & |100| & - & 82 & & 170 & - & nS \\
\hline | Fall Time, Rise Time & tF, tR & - 1 & 110 & - & 10 & - & 5 & - & 5 & nS \\
\hline A0-A15 Hold Time & tAH & 10 & - & 10 & & 110 & - & 10 & - & nS \\
\hline A0-A15 Setup Time & tADS & - & 175 & - & 67 & - & 60 & - & 60 & nS \\
\hline A16-A23 Hold Time & tBH & 110 & - & 110 & - & 10 & - & 10 & - & nS \\
\hline A16-A23 Setup Time & tBAS & - & 190 & & 177 & - & 65 & - & 55 & nS \\
\hline | Access Time & tACC & |130| & - & |115| & - & 87 & - & 60 & - & nS \\
\hline |Read Data Hold Time & tDHR & 110 & - & 110 & - & 10 & - & 10 & - & nS \\
\hline |Read Data Setup Time & tDSR & 30 & - & 125 & - & 20 & - & 25 & - & nS \\
\hline |Write Data Delay Time & tMDS & - & 170 & - & 65 & - & 60 & - & 55 & nS \\
\hline |Write Data Hold Time & tDHW & 110 & - & 110 & - & 10 & - & 10 & - & nS \\
\hline | Processor Control Setup Time & tPCS. & 30 & - & 125 & - & 20 & - & 20 & - & nS \\
\hline Processor Control Hold Time & tPCH & 110 & - & 110 & - & 10 & - & 10 & - & nS \\
\hline | E8/E16, MX Output Hold Time & tEH & 110 & - & 110 & - & 5 & - & 5 & - & nS \\
\hline |E8/E16, MX Output Setup Time & tES & 50 & - & 137 & - & 25 & - & 25 & - & nS \\
\hline | Capacitive Load *1 & CEXT & - & 1001 & \(1-\) & | \(100 \mid\) & - & 35 & - & 35 & pF \\
\hline | \(\overline{B E}\) to Valid Data *2 & tBVD & - & 130 & - & 130 & - & 30 & - & 30 & nS \\
\hline
\end{tabular}

Table 4-3B W65C832 General AC Characteristics, \(8-10 \mathrm{MHz}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multicolumn{8}{|l|}{\multirow[t]{2}{*}{\(|\)\begin{tabular}{c}
\(8 \mathrm{MHz}|9 \mathrm{MHz}| 10 \mathrm{MHz} \mid\) \\
Symbol \(|\mathrm{Min}| \mathrm{Max}|\mathrm{Min}| \mathrm{Max}|\mathrm{Min}| \mathrm{Max} \mid\) Unit
\end{tabular}}} \\
\hline & & & & & & & & \\
\hline Cycle Time & tCYC & 1125 & |DC & 1110 & IDC & 1100 & |DC & nS \\
\hline Clock Pulse Width Low & tPWL & . 062 & |10 & . 055 & 110 & 1.05 & 10 & US \\
\hline Clock Pulse Width High & tPWH & 62 & - & 55 & - & 150 & - & nS \\
\hline Fall Time, Rise Time & tF, tR & - & 5 & - & 5 & & 5 & nS \\
\hline A0-A15 Hold Time & tAH & 110 & - & 10 & - & 110 & - & nS \\
\hline A0-A15 Setup Time & tADS & - & 40 & - & 140 & - & 40 & nS \\
\hline A16-A23 Hold Time & tBH & 110 & - & 10 & - & 110 & - & nS \\
\hline A16-A23 Setup Time & tBAS & - & 45 & - & 145 & - & 45 & nS \\
\hline Access Time & tACC & 70 & - & 70 & - & 170 & - & nS \\
\hline Read Data Hold Time & tDHR & 10 & - & 110 & - & 110 & - & nS \\
\hline Read Data Setup Time & tDSR & 15 & - & 115 & - & 115 & - & nS \\
\hline Write Data Delay Time & tMDS & - & 140 & - & 140 & - & 40 & nS \\
\hline Write Data Hold Time & tDHW & 110 & - & 110 & - & 110 & - & nS \\
\hline Processor Control Setup Time & tPCS & 115 & - & 115 & - & 15 & - & nS \\
\hline Processor Control Hold Time & tPCH & 110 & - & 110 & - & 110 & - & nS \\
\hline E8/E16,MX Output Hold Time & tEH & 5 & - & 5 & - & 5 & - & nS \\
\hline E8/E16,MX Output Setup Time & tES & 115 & - & 115 & - & 15 & - & nS \\
\hline Capacitive Load *1 & CEXT & - & 135 & - & 35 & - & 135 & pF \\
\hline BE to Valid Data & tBVD & - & 130 & - & 130 & - & 130 & nS \\
\hline
\end{tabular}
*1 Applies to Address, Data, R/W
*2 BE to High Impedence State is not testable but should be the same amount of time as BE to Valid Data
4.4 General AC Characteristics: VDD= 1.2V, VSS \(=0 \mathrm{~V}\), \(\mathrm{Ta}=00 \mathrm{C}\) to +700 C

Table 4-4A \(W 65 C 832\) General AC Characteristics, 40 KHz
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & & & KHz & \\
\hline & | Symbol & Min & | Max & Unit \\
\hline |Cycle Time & tCYC & - & 25 & US \\
\hline |Clock Pulse Width Low & tPWL & |12.5 & 13 & US \\
\hline |Clock Pulse Width High & tPWH & 112.5 & 1- & US \\
\hline |Fall Time, Rise Time & 1tF, tR & - & 10 & nS \\
\hline | \(\overline{\text { A0-A15 Hold Time }}\) & tAH & 110 & - & nS \\
\hline | \(\overline{\text { 0 - A15 Setup Time }}\) & tADS & - & 2 & US \\
\hline | AAO-A23 Hold Time & tBH & 110 & - & nS \\
\hline | 116 -A23 Setup Time & tBAS & - & 2 & US \\
\hline | Access Time & tACC & 135 & - & US \\
\hline | Read Data Hold Time & tDHR & 1100 & - & nS \\
\hline |Read Data Setup Time & tDSR & 11.5 & - & US \\
\hline |Write Data Delay Time & tMDS & - & 2 & US \\
\hline |Write Data Hold Time & tDHW & 110 & - & nS \\
\hline |Processor Control Setup Time| & tPCS & 11.5 & - & US \\
\hline | Processor Control Hold Time & tPCH & 1100 & - & nS \\
\hline |E8/E16,MX Output Hold Time & tEH & 110 & - & nS \\
\hline |E8/E16,MX Output Setup Time & tES & 1100 & - & nS \\
\hline |Capacitive Load *1 & CEXT & - & 1001 & pF \\
\hline | \(\overline{\text { E }}\) to Valid Data *2 & tBVD & - & 30 & nS \\
\hline
\end{tabular}
*1 Applied to Address, Data, R/W
*2 BE to High Impedance State is not testable but should be the same amount of time as BE to Valid Data


Timing Notes:
1. Voltage levels are \(\mathrm{Vl}<0.4 \mathrm{~V}\), \(\mathrm{Vh}>2.4 \mathrm{~V}\).
2. Timing measurement points are 0.8 V and 2.0 V .

Figure 4-1 General Timing Diagram

\section*{SECTION 5}

ORDERING INFORMATION
Description
W-Standard
Product Identification Number
Package
PL-44 leaded plastic chip carrier
Temperature/Processing
Blank- OoC to +70oC
Performance Designator
Designators selected for speed and power.
-4 4MHz -6 \(6 \mathrm{MHz}-8\) 8MHz -10 10MHz

General sales or technical assistance, and information about devices supplied to a custom specification may be requested from:

The Western Design Center, Inc. 2166 East Brown Road Mesa, Arizona 85213
Phone: 602-962-4545 Fax: 602-835-6442

WARNING:
MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE
Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:
1. Ship and store product in conductive shipping tubes or conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
2. Handle MOS parts only at conductive work stations.
3. Ground all assembly and repair tools.

\section*{SECTION 6}

\section*{APPLICATION INFORMATION}

Table 6-1 W65C832 Instruction Set-Alphabetical Sequence
\begin{tabular}{|c|c|}
\hline ADC
AND & \begin{tabular}{l}
Add Memory to Accumulator with Carry \\
"AND" Memory with Accumulator
\end{tabular} \\
\hline ASL & Shift One Bit \\
\hline BCC & Branch on Carry Clear ( \(\mathrm{Pc}=0\) ) \\
\hline BCS & Branch on Carry Set ( \(\mathrm{Pc}=1\) ) \\
\hline BEQ & Branch if Equal ( \(\mathrm{Pz}=1\) ) \\
\hline BIT & Bit Test \\
\hline BMI & Branch if Result Minus ( \(\mathrm{Pn}=1\) ) \\
\hline BNE & Branch if Not Equal ( \(\mathrm{Pz}=0\) ) \\
\hline BPI & Branch if Result Plus ( \(\mathrm{Pn}=0\) ) \\
\hline BRA & Branch Always \\
\hline RK & Force Break \\
\hline BRL & Branch Always Long \\
\hline BVC & Branch on Overflow Clear ( \(\mathrm{Pv}=0\) ) \\
\hline BVS & Branch on Overflow Set ( \(\mathrm{Pv}=1\) ) \\
\hline CLC & Clear Carry Flag \\
\hline D & Clear Decimal Mode \\
\hline CLI & Clear Interrupt Disable Bit \\
\hline CLV & Clear Overflow Flag \\
\hline CMP & Compare Memory and Accumulator \\
\hline COP & Coprocessor \\
\hline CPX & Compare Memory and Index X \\
\hline CPY & Compare Memory and Index Y \\
\hline DEC & Decrement Memory or Accumulator by One \\
\hline DEX & Decrement Index X by One \\
\hline DEY & Decrement Index Y by One \\
\hline EOR & "Exclusive OR" Memory with \\
\hline & Accumulator \\
\hline INC & Increment Memory or Accumulator by one \\
\hline INX & Increment Index X by One \\
\hline INY & Increment Index Y by One \\
\hline JMI & Jump Long \\
\hline JMP & Jump to New Location \\
\hline JSL & Jump Subroutine Long \\
\hline JSR & Jump to New Location Saving Return \\
\hline LDA & Load Accumulator with Memory \\
\hline LDX & Load Index X with Memory \\
\hline LDY & Load Index Y with Memory \\
\hline LSR & Shift One Bit Right (Memory or Accumulator) \\
\hline MVN & Block Move Negative \\
\hline MVP & Block Move Positive \\
\hline NOP & No Operation \\
\hline ORA & "OR" Memory with Accumulator \\
\hline PEA & Push Effective Absolute Address on Stack \\
\hline PEI & Push Effective Absolute Address \\
\hline & on stack \\
\hline PER & Push Effective Program Counter Relative Address on Stack \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline A & Push Accumulator on Stack \\
\hline PHB & Push Data Bank Register on \\
\hline HD & Push Direct Register on Stack \\
\hline K & Push Program Bank Register on \\
\hline & \\
\hline PHP & Push Processor Status on Stack \\
\hline PHX & Push Index X on Stack \\
\hline PHY & Push Index Y on Stack \\
\hline PLA & Pull Accumulator from Stack \\
\hline PLB & Pull Data Bank Register from \\
\hline PLD & Pull Direct Register from Stac \\
\hline P & Pull Processor Status from St \\
\hline PLX & Pull Index X from Stack \\
\hline PLY & Pull Index Y from Stack \\
\hline REP & Reset Status \\
\hline ROL & Rotate One Bit Left (Memory or Accumulator) \\
\hline ROR & Rotate One Bit Right (Memory or Accumulator) \\
\hline RTI & Return from Interrupt \\
\hline RTL & Return from Subroutine Long \\
\hline RTS & Return from Subroutine \\
\hline SBC & Subtract Memory from Accumu with Borrow \\
\hline SEP & Set Processor Status Bite \\
\hline STA & Store Accumulator In Memory \\
\hline STP & Stop the Clock \\
\hline STX & Store Index X in Memory \\
\hline STY & Store Index Y in Memory \\
\hline STZ & Store Zero in Memory \\
\hline TAX & Transfer Accumulator to Index X \\
\hline TAY & Transfer Accumulator to Index Y \\
\hline TC & Transfer C Accumulator to Direct \\
\hline TCS & Register \\
\hline & Pointer Register \\
\hline TDC & Transfer Direct Register to C \\
\hline & Accumulator \\
\hline & 寺 \\
\hline TSB & Test and \\
\hline TSC & Transfer Stack Pointer Register to C Accumulator \\
\hline TSX & Transfer Stack Pointer Register to Index X \\
\hline TXA & Transfer Index X to Accumulator \\
\hline TXS & Transfer Index X to Stack \\
\hline & Pointer Register \\
\hline TX & Transfer Index \(X\) to Inde \\
\hline TYA & Transfer Index Y to Accumulator \\
\hline TYX & Transfer Index \(Y\) to Index X \\
\hline WAI & Wait for Interrupt \\
\hline WDM & Reserved for Future Use \\
\hline XBA & Exchange B and A Accumulator \\
\hline XCE & Exchange Carry and Emulation E8 \\
\hline XFE & Exchange Carry and Emulation E8 \\
\hline & and Exchange Overflow and Emulation E16 \\
\hline
\end{tabular}

For alternate mnemonics, see Table 7-3-1.
```

Table 6-2 Vector Locations

```
\begin{tabular}{|c|c|c|}
\hline W65C02 8- Emulation & & W65C816 16-bit Emulation \\
\hline OOFFFE, F-IRQ-/BRK & Hardware/Software & OOFFEE, F-IRQ- Hardware \\
\hline OOFFFC, D-RESET- & Hardware & OOFFEC, D- (Reserved) \\
\hline OOFFFA, C-NMI- & Hardware & OOFFEA, B-NMI- Hardware \\
\hline O0FFF8,9-ABORT- & Hardware & O0FFE8, 9-ABORT-Hardware \\
\hline 00FFF6,7-(Reserved) & & 00FFE6,7-BRK Software \\
\hline OOFFE4,5-COP & Software & O0FFE4,5-COP Software \\
\hline
\end{tabular}
```

W65C832 Native
OOFFDE,F-IRQ- Hardware
OOFFDC,D- (Reserved)
O0FFDA,B-NMI- Hardware
O0FFD8,9-ABORT- Hardware
00FFD6,7-BRK Software
OOFFD4,5-COP Software

```

The VP output is low during the two cycles used for vector location access. When an interrupt is executed, \(D=0\) and \(I=1\) in Status Register \(P\).

Table 6-3 Opcode Matrix
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline - & \multicolumn{16}{|c|}{LSD} & M \\
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & c & D & E & F & \\
\hline 0 & \[
\begin{gathered}
\text { BRK s } \\
288
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA (d. } \mathrm{x}) \\
266
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{COPs} \\
& 2 *
\end{aligned}
\] & \[
\begin{gathered}
\text { ORA d.s } \\
{ }_{2}{ }_{4}
\end{gathered}
\] & \[
\begin{aligned}
& \text { TSE d } \\
& 2_{0}^{\circ}{ }_{5}
\end{aligned}
\] & \[
\begin{aligned}
& \text { ORA d } \\
& 23
\end{aligned}
\] & \[
\begin{gathered}
\text { ASL d } \\
2{ }_{5}
\end{gathered}
\] & \[
\underset{2}{\text { ORA }} \underset{6}{[d]}
\] & \[
\begin{array}{l|l|}
\hline \text { PHP } \\
1 & 1 \\
\hline
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { ORA } \# \\
2 \\
2
\end{array}
\] & \[
\begin{gathered}
\text { ASLA } \\
1 \\
1
\end{gathered}
\] & \[
\underset{1 *}{\mathrm{PHD} \mathrm{~s}}
\] & \[
\begin{gathered}
\text { TSB a } \\
3^{\circ}{ }^{\circ}
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA a } \\
34
\end{gathered}
\] & \[
\begin{gathered}
\text { ASL a } \\
36
\end{gathered}
\] & \[
\begin{aligned}
& \text { ORA al } \\
& 4 * 5{ }_{5}
\end{aligned}
\] & 0 \\
\hline 1 & \[
\begin{aligned}
& \text { BPL } 1 \\
& 22
\end{aligned}
\] & \[
\begin{array}{cc}
\text { ORA (d), Y } \\
25 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { ORA (d) } \\
2 c_{5}
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA }(\mathrm{d}, \mathrm{~s}), \mathrm{Y} \\
2 * 7
\end{gathered}
\] & \[
\begin{gathered}
\text { TRB }{ }_{2} \\
2 \cdot 5
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA d. } x \\
2
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline \mathrm{ASL} \\
\hline 2 . \mathrm{x} \\
\hline 2 & 6 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { ORA }|d|, Y \\
2 \star 6
\end{gathered}
\] & \[
\begin{gathered}
\overline{C L C i} \\
1
\end{gathered}
\] & \[
\left|\begin{array}{cc}
\text { ORA } a, y \\
3 & 4
\end{array}\right|
\] & \[
\begin{gathered}
\operatorname{NiNCA}_{1} \\
1_{2}
\end{gathered}
\] & \[
\begin{aligned}
& T C S i \\
& 1 * 2
\end{aligned}
\] & \[
\begin{gathered}
\text { TRBa } \\
{ }_{3}^{\circ}{ }^{\circ}{ }^{2}
\end{gathered}
\] & \[
\begin{array}{cc}
\text { ORA } a, x \\
3 & 4
\end{array}
\] & \[
\begin{gathered}
\text { ASL a,x } \\
37
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA al, } \times \\
4 * 5
\end{gathered}
\] & 1 \\
\hline 2 & \[
\begin{gathered}
\hline \text { JSR a } \\
3 \text { 6 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { ANO (d.x) } \\
2 \quad 6 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { JSL al } \\
& 4 \approx={ }_{8}^{2}
\end{aligned}
\] & \[
\underset{4}{\mathrm{ANO}} \underset{\substack{\star \\ \text { d.s }}}{ }
\] & \[
\begin{aligned}
& \hline 8 I T \mathrm{~d} \\
& 23 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { ANO } \mathrm{d} \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { ROL } \\
25
\end{gathered}
\] & \[
\begin{gathered}
\text { AND }[d] \\
2 * 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { PLPs } \\
144
\end{gathered}
\] & \[
\begin{array}{c|}
\hline \text { AND \# } \\
2 \\
2 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { ROL A } \\
1 \quad 2 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{PLDS} \\
1^{*} 5
\end{gathered}
\] & \[
\begin{aligned}
& \text { BIT a } \\
& 34
\end{aligned}
\] & \[
\begin{array}{cc}
\text { AND a } \\
3 & 4
\end{array}
\] & \[
\begin{gathered}
\text { ROL a } \\
36
\end{gathered}
\] & \[
\begin{gathered}
\text { AND } \mathrm{al} \\
4{ }_{5}
\end{gathered}
\] & 2 \\
\hline 3 & \[
\begin{array}{r}
\text { BMIr } \\
2 \quad 2 \\
\hline
\end{array}
\] & \[
\begin{array}{|c}
\hline \text { AND (d).y } \\
2 \mathrm{5} . \\
\hline
\end{array}
\] & \[
\begin{array}{|c|c|}
\hline \text { AND (d) } \\
2.5 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|c|}
\hline \text { AND }\binom{\text { d.s.s) }}{2} \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{BIT} \mathrm{c}_{2}^{\mathrm{d}, \mathrm{x}}
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline \text { AND } d, x \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{ROL} \mathrm{~d} . \mathrm{x} \\
2 \\
\hline
\end{gathered}
\] & \[
\underset{2}{\text { AND }} \underset{6}{[d] . y}
\] & \[
\begin{gathered}
\overline{S E C i} \\
12
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { AND a ay } \\
3
\end{array}
\] & \[
\begin{gathered}
D E C A \\
1 \quad 2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
\mathrm{TSCi} \\
1 * 2 \\
\hline
\end{array}
\] & \[
\underset{3}{\mathrm{BIT} \cdot \mathrm{a}_{4}^{\mathrm{a} \times \mathrm{x}}}
\] & \[
\begin{array}{|cc|}
\hline \text { AND a.x } \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{ROL} \text { a.x } \\
3.7 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { ANO al. } \times \\
4 * 5 \\
\hline
\end{gathered}
\] & 3 \\
\hline 4 & \[
\begin{gathered}
\mathrm{RT} / \mathrm{s} \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { EOR }(\mathrm{d}, \mathrm{x}) \\
2 \quad 6 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{WOM} \\
& 2 \star 2 \\
& \hline
\end{aligned}
\] & \[
\underset{2}{\mathrm{EOR}_{4}^{\mathrm{d} . \mathrm{s}}}
\] & \[
\begin{gathered}
\mathrm{MVF}_{*} \mathrm{xyc} \\
3 * 7 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { EOR d } \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LSR d } \\
25 \\
\hline
\end{gathered}
\] & \[
\underset{{ }_{2}}{\mathrm{EOR}_{6}}[\mathrm{~d}]
\] & \[
\begin{array}{|c|c|}
\hline \text { PHA s } \\
1 & 3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{EOR} \# \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { LSR A } \\
1
\end{array} 2
\] & \[
\begin{array}{|c}
\hline \mathrm{PHK} \\
1 * 3 \\
1
\end{array}
\] & \[
\begin{gathered}
\begin{array}{l}
\text { JMP a } \\
3 \\
3
\end{array}
\end{gathered}
\] & \[
\begin{gathered}
\text { EOR a } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { LSR a } \\
3 \quad 6
\end{gathered}
\] & \[
\overline{\mathrm{EOR} \text { al }} \underset{\mathrm{A}_{5}}{ }
\] & 4 \\
\hline \(j\) & \[
\begin{array}{r}
8 \vee \mathrm{Br} \\
2 \quad 2 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { EOR (d).Y } \\
2 \quad 5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
E O R \\
2 \\
e_{5}(\mathrm{~d}) \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\operatorname{EOR}(\mathrm{d}, \mathrm{~s}), y \\
2^{\star}, 7
\end{gathered}
\] & \[
\begin{gathered}
M V N \text { xyc } \\
3 * 7
\end{gathered}
\] & \[
=\begin{array}{|c|c|}
\hline E O R ~ d . x \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\hline \text { LSR d.x } \\
2 & 6 \\
\hline
\end{array}
\] &  & \[
\begin{aligned}
& \hline \mathrm{CLII} \\
& 12 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|cc|}
\hline \text { EOR a,y } \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { PHY } \mathrm{s} \\
103 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{TCD} \\
1 * 2 \\
\star_{2}
\end{gathered}
\] & \[
\underset{4}{\mathrm{JMP}} \mathrm{Kal}_{4}
\] & \[
\begin{array}{|cc|}
\hline \text { EOR a. } \mathrm{x} \\
\hline 3 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{|c}
\hline \text { LSR a.x } \\
37 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { EOR al, } \times x \\
4 * 5
\end{gathered}
\] & 5 \\
\hline 6 & \[
\begin{gathered}
\text { RTS s } \\
1 \quad 6 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline A D C(d, x) \\
26 & 6 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { PER s } \\
3 \star{ }_{6} \\
\hline
\end{gathered}
\] & \[
\underset{2}{\mathrm{ADCC}_{4}^{\mathrm{d} . \mathrm{s}}}
\] & \[
\begin{aligned}
& \mathrm{STZ}_{\mathrm{d}} \\
& 2_{3}{ }^{2} \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
A D C d \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{array}{cc}
\hline \text { ROR d } \\
2 & 5 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{ADC}[d] \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline \text { PLAs } \\
1 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
A D C \# \# \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { ROR A } \\
1
\end{array}
\] & \[
\begin{aligned}
& \mathrm{RTL} \mathrm{~s} \\
& 1 * \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{JMP}(\mathrm{a}) \\
3 \quad 5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
A D C a \\
34 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { ROR a } \\
& 3 \quad 6 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{ADC} \text { al } \\
4{ }^{*} 5 \\
\hline
\end{gathered}
\] & 6 \\
\hline 7 & \[
\begin{gathered}
\text { BVSr } \\
2 \quad 2
\end{gathered}
\] & \[
\begin{array}{cc}
A D C(d) . y \\
2 & 5
\end{array}
\] & \[
\begin{array}{|cc|}
\hline A D C \\
2 & (d) \\
5
\end{array}
\] & \[
\underset{2 \pi}{\mathrm{AOC}(\mathrm{~d}, \mathrm{~s}), y}
\] & \[
\underset{2}{\operatorname{STZ}_{4}}{ }_{4}^{\mathrm{d} \cdot \mathrm{x}}
\] & \[
\begin{array}{cc}
A D C & d . x \\
2 & 4
\end{array}
\] & \[
\left|\begin{array}{cc}
R O R & d \\
2 & 6
\end{array}\right|
\] &  & \[
\begin{aligned}
& \hline \text { SEII } \\
& 12
\end{aligned}
\] & \[
\begin{array}{cc}
\text { ADC a.y } \\
3 & 4
\end{array}
\] & \[
\begin{aligned}
& \hline \text { PLY s } \\
& 104
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { TDCi } \\
& 1 * 2
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{JMP}(a, x) \\
3 \in 6
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline A D C & \text { a. } x \\
3 & 4
\end{array}
\] & \[
\begin{array}{|c|c|}
\hline \text { ROR a,x } \\
\hline & 7 \\
\hline
\end{array}
\] & \[
\underset{4}{A D C} \begin{gathered}
\text { al. } x \\
x_{5}
\end{gathered}
\] & 7 \\
\hline 8 & \[
\begin{aligned}
& \text { BRA } \mathrm{r} \\
& 2^{\bullet} 2
\end{aligned}
\] & \[
\begin{gathered}
\text { STA }(d, x) \\
2 \underset{6}{6}
\end{gathered}
\] & \[
\begin{gathered}
\text { BRL rI } \\
3 *
\end{gathered}
\] & \[
\underset{2^{\star} \text { STA A. }_{4}}{ }
\] & \[
\begin{gathered}
\text { STY } d \\
2 \quad 3
\end{gathered}
\] & \[
\begin{aligned}
& \text { STAd } \\
& 2 \quad 3 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { STXd } \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { STA }_{2}[d] \\
\hline 6
\end{gathered}
\] & \[
\begin{array}{c|c|}
\hline D E Y i \\
1 & 2 \\
\hline
\end{array}
\] &  & \[
\begin{array}{|c|}
\hline \text { TXA } \\
1 \\
1
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { PHB s } \\
1 \star 3 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { STY a } \\
3 \quad 4 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { STA a } \\
& 34
\end{aligned}
\] & \[
\begin{gathered}
\text { STXa } \\
3 \quad 4
\end{gathered}
\] & \[
\begin{aligned}
& \text { STA al } \\
& 4 * 5
\end{aligned}
\] & 8 \\
\hline 9 & \[
\begin{gathered}
8 C C r \\
2 \quad 2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { STA (d).y } \\
26 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { STA (d) } \\
2 \quad 5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { STA (d.s),y } \\
2^{\star} 7 \\
\hline
\end{gathered}
\] & \[
\begin{array}{cc}
\hline \text { STY d.X } \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{|cc|}
\hline \text { STA d. } x \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\text { STX d.y } \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { STA } \left.{ }_{2} d\right] . y \\
6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { TYA } i \\
1 \quad 2 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline \text { STA } a, y \\
3 & 5 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { TXS i } \\
12
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{TXY} \mathrm{i} \\
& 1 * 2 \\
& \hline
\end{aligned}
\] & \[
{ }_{3}^{\mathrm{STZ}}{ }_{4} \mathrm{a}
\] & \[
\begin{array}{|c|}
\hline \text { STA } a, x \\
3 \\
\hline
\end{array}
\] & \[
\underset{3}{\mathrm{STZ}} \underset{\substack{\mathrm{a} \\ \hline \\ \hline \\ \hline}}{ }
\] & \[
\begin{gathered}
\hline \text { STA al, } \times \\
4^{*} 5 \\
\hline
\end{gathered}
\] & 9 \\
\hline A & \[
\begin{gathered}
\text { LDY\# } \\
2 \quad 2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LDA (d. } \mathrm{x}) \\
26 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LDX\# } \\
22 \\
\hline
\end{gathered}
\] & \[
\underset{2}{\mathrm{LD}_{4}}
\] & \[
\begin{gathered}
\hline \text { LDY d } \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LDAd } \\
23 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LDXd } \\
23 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LDA }\left[\begin{array}{c}
{[d]} \\
6
\end{array}\right]
\end{gathered}
\] & \[
\begin{array}{r}
\hline \text { TAY } \\
1 \quad 2 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { LDA\# } \\
22
\end{gathered}
\] & \[
\begin{gathered}
\text { TAXi } \\
12 \\
1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{PLBs} \\
1 * 4 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LDY a } \\
3 \quad 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LDA a } \\
34
\end{gathered}
\] & \[
\begin{gathered}
\text { LDXa } \\
3 \quad 4
\end{gathered}
\] & \[
\underset{4}{\mathrm{LDA}} \mathrm{~K}_{5}^{\mathrm{al}}
\] & A \\
\hline B & \[
\begin{gathered}
\mathrm{BCS} r \\
22
\end{gathered}
\] & \[
\begin{gathered}
\text { LDA (d).y } \\
25 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LDA }(d) \\
2.5
\end{gathered}
\] & \[
\begin{gathered}
\operatorname{LDA}(d, s), y \\
2 \star 7
\end{gathered}
\] & \[
\begin{array}{|cc}
\hline \text { LDY d.x } \\
24 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\hline \text { LDA } d, x \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\operatorname{LDX} & d . y \\
2 & 4
\end{array}
\] & \[
\begin{gathered}
\text { LDA }[d] \cdot y \\
2 \star 6
\end{gathered}
\] & \[
\begin{gathered}
\overline{C L V i} \\
12
\end{gathered}
\] & \[
\begin{array}{cc}
\hline \text { LDA } a, y \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \hline T S X i \\
& 12 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { TYXi } \\
1 * 2 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { LDY a.x } \\
& \begin{array}{c}
3 \\
\hline
\end{array}
\end{aligned}
\] & \[
\begin{array}{|c|c|c|c|c|}
\hline \text { LDA } \mathrm{a} \times \mathrm{x} \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { LDX a.y } \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { LDA } a_{1} \times x \\
4 * 5 \\
\hline
\end{array}
\] & B \\
\hline C & \[
\begin{gathered}
\mathrm{CPY}{ }^{\#} \\
2 \quad 2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP (d. } \mathrm{x}) \\
26
\end{gathered}
\] & \[
\begin{aligned}
& \text { REP } \\
& 2^{\star}{ }^{*} \\
& \hline
\end{aligned}
\] & \[
\underset{2}{\mathrm{CMP}} \underset{4}{\mathrm{CIs}}
\] & \[
\begin{gathered}
\text { CPY } \\
23 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { CMP } 1 \\
2 \quad 3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { DEC } \\
2 \quad 5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
2 * \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { INYi } \\
& 10 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { CMP \# } \\
& 2 \quad 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { DEXi } \\
& 1 \quad 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { WAI i } \\
& 1 \bullet 3 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { CPY a } \\
34 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP a } \\
3 \quad 4
\end{gathered}
\] & \[
\begin{gathered}
\text { DEC a } \\
3 . \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CMP} \text { al } \\
4 * 5
\end{gathered}
\] & c \\
\hline 0 & \[
\begin{gathered}
\text { ENE } \\
2 ? \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP (d) } y \\
25
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
C M P(d) \\
2 .
\end{gathered}\right.
\] & \[
\mid \underset{2 \pi}{\operatorname{CMP}(d . s) . y}
\] & \[
\begin{aligned}
& \text { PEIS } \\
& 2 * 6
\end{aligned}
\] & \[
\begin{array}{cc}
C M P & d_{1} \\
2 & 4
\end{array}
\] & \[
\begin{gathered}
\hline \mathrm{OEC} \text { d. } \mathrm{x} \\
266 \\
\hline
\end{gathered}
\] & \[
\mathrm{CmP}_{2 \star} \mathrm{Id}_{6} \cdot \mathrm{y}
\] & \[
\begin{array}{|c|c|}
\hline \mathrm{CLDO} \\
1 & 2 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\hline \text { CMP a.y } \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{PHX} \mathrm{~s} \\
1 \\
103
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{STP}_{i} \\
& 103
\end{aligned}
\] & \[
\begin{gathered}
\text { JMLL (a) } \\
3 \star{ }_{6}^{2}
\end{gathered}
\] & \[
\begin{array}{cc}
\text { CMP } & \text { a,x } \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\text { DECC a, } x \\
3 & 7 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{CMP}^{*} \text { alx } \times \\
4 *
\end{gathered}
\] & D \\
\hline E & \[
\begin{gathered}
\text { CPX } \\
2 \quad 2 \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
3 B C(d . x) \\
25
\end{gathered}
\] & \[
\begin{aligned}
& \text { SEP\#\# } \\
& 2 * 3
\end{aligned}
\] & \[
\mathrm{SBC}_{2} \mathrm{~S}_{4}^{\mathrm{d} \cdot \mathrm{~s}}
\] & \[
\begin{gathered}
C P X d \\
23
\end{gathered}
\] & \[
\begin{gathered}
\hline \operatorname{SBC} d \\
23 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { INC d } \\
& 25 \\
& \hline
\end{aligned}
\] & \[
\operatorname{SBC}_{2} \underset{6}{[d]}
\] & \[
\begin{gathered}
\operatorname{lnX} \\
1 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{SBC} \# \\
& 2 \quad 2 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline N O P i \\
1
\end{array}
\] &  & \[
\begin{aligned}
& \text { CPXa } \\
& 3 \quad 4 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{SBC} \text { a } \\
& 3 \quad 4 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC a } \\
& 3 \quad 6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{SBC} \text { al } \\
& 4_{\star}{ }_{5} \\
& \hline
\end{aligned}
\] & \(E\) \\
\hline = & \[
\begin{gathered}
\hline \mathrm{BEQ}, \\
2 \\
2
\end{gathered}
\] & \[
\begin{array}{|c|c|}
\hline \text { SBC (d).y } \\
25 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\hline \mathrm{SBC}(d) \\
2.5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { SBC (d,s).y } \\
2 \star 7 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { PEAS } \\
& { }_{3}{ }_{5}
\end{aligned}
\] & \[
\begin{array}{ccc}
\text { SBC } \\
2 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{cc}
\text { INC d. } x \\
2 & 6 \\
\hline
\end{array}
\] & \[
\underset{2}{\mathrm{SBC}_{\star}[\mathrm{d}] \cdot \mathrm{y}}
\] & \[
\begin{array}{|c|}
\hline \text { SED } 1 \\
1
\end{array} 2
\] & \[
\begin{array}{|cc|}
\hline \text { SBC a.y } \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\hline \mathrm{PLXs} \\
1 \oplus \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\times X C E \\
1 \\
1
\end{array}
\] & \[
\begin{gathered}
\hline \text { JSR }(a, x) \\
3 * 6
\end{gathered}
\] & \[
\begin{array}{|cc|}
\hline \sec & a . x \\
3 & 4 \\
\hline
\end{array}
\] & \[
\begin{array}{|cc|}
\hline \text { INC a } \mathrm{x} \\
3 & 7 \\
\hline
\end{array}
\] &  & F \\
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & c & 0 & E & F & \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|}
\hline symbol & addressing mode & symbol & addressing mode \\
\hline\(\#\) & immediate & {\([d]\)} & direct indirect long \\
A & accumulator & [d].y & direct indirect long indexed \\
\(r\) & program counter relative & a & absolute \\
rl & program counter relative long & a,x & absolute indexed (with \(x\) ) \\
i & implied & a.y & absolute indexed (with \(y\) ) \\
s & stack & al & absolute long \\
\(d\) & direct & al.x & absolute long indexed \\
d. \(x\) & direct indexed (with \(x\) ) & d.s & stack relative \\
d,y & direct indexed (with \(y\) ) & (d,s).y & stack relative indirect indexed \\
(d) & direct indirect & (a) & absolute indirect \\
(d, \(x)\) & direct indexed indirect & (a,x) & absolute indexed indirect \\
(d).y & direct indirect indexed & xyc & block move \\
\hline
\end{tabular}

Op Code Matrix Legend
\begin{tabular}{|clc|}
\hline INSTRUCTION & * = New W65C816/802 Opcodes & ACDRESSING \\
MNEMONIC & \(\bullet=\) New W65C02 Opcodes & MODE \\
BASE & Blank = NMOS 6502 Opcodes & BASE \\
NO. BYTES & & NO. CYCLES \\
\hline
\end{tabular}

Table 6-4 Operation, Operation Codes and Status Register

(14) (14)
(15)

ADDRESS MODE
1. Immediate-\#
(LDY, CPY, CPX, LDX, ORA, AND, EOR, ADC, BIT, LDA, CMP, SBC, REP, SEP)
(14 OpCodes)
(2, 3 and bytes)
(2, 3 and 5 cycles)
2a. Absolute-a
(BIT, STY, STZ, LDY, CPY, CPX, STX, LDX, ORA, AND, EOR, ADC, STA, LDA, CMP, SBC)
(18 OpCodes)
(3 bytes)
(4, 5 and 7 cycles
2b. Absolute-(R-M-W)-a
(ASL, ROL , LSR, ROR
DEC, INC, TSB, TRB)
( 6 OpCodes)
(3 bytes)
(6 for 8-bit data,
8 for 16-bit data,
12 for 32-bit data)
2c. Absolute (JUMP)-a
(JMP) (4C)
(1 OpCode)
(3 bytes)
(3 cycles)
2d. Absolute (Jump to
subroutine)-a
(JSR)
(1 OpCode)
(3 bytes)
( 6 cycles)
(different order from N6502)
*3a. Absolute Long-al
(ORA, AND, EOR, ADC
STA, LDA, CMP, SBC)
( 8 OpCodes)
(4 bytes)
(5, 6 and 8 cycles)
*3b. Absolute Long (JUMP)-al
(JMP)
(1 OpCode)
(4 bytes)
(4 cycles)

CYCLE \(\overline{\mathrm{VP}}, \overline{\mathrm{ML}}, \mathrm{VDA}, \mathrm{VPA}\) ADDRESS BUS
1. 11
(1) 2a. 110

PBR, PC
.1. 11
11
\(\mathrm{PBR}, \mathrm{PC}\)
\(\mathrm{PBR}, \mathrm{PC}+1\)
\(\mathrm{PBR}, \mathrm{PC}+2\)
\(\mathrm{DBR}, \mathrm{AA}\)
\(\mathrm{DBR}, \mathrm{AA}+1-3\)
(1) \(4 a .11,1 \begin{array}{llll}1 & 1 & 1 & D B R, A A \\ & 1\end{array}\)

DATA BUS \(R / \bar{W}\)
OpCode 1
IDO 1
ID1-3 1

OpCode 1
\begin{tabular}{lr} 
AAL & 1 \\
AAH & 1 \\
Byte 0 & \(1 / 0\) \\
Bytes1-3 & \(1 / 0\)
\end{tabular}

Bytes1-3 1/0
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & 1. 1 & 1 & 1 & 1 & PBR, PC & OpCode \\
\hline & 2. 1 & 1 & 0 & 1 & PBR, PC+1 & AAL \\
\hline & 3. 1 & 1 & 0 & 1 & PBR, PC+2 & AAH \\
\hline & 4. 1 & 0 & 1 & 0 & DBR, AA & Byte 0 \\
\hline (1) & 4a. 1 & 0 & 1 & 0 & DBR, AA + - 3 & Bytes 1-3 \\
\hline (3) & 5. 1 & 0 & 0 & 0 & \(D B R, A A+1\) or 3 & 10 \\
\hline (1) & 6a. 1 & 0 & 1 & 0 & DBR, \(\mathrm{AA}+3-1\) & Bytes 3-1 \\
\hline & 6. 1 & 0 & 1 & 0 & DBR, AA & Byte 0 \\
\hline & 1. 1 & 1 & 1 & 1 & PBR, PC & OpCode \\
\hline & 2. 1 & 1 & 0 & 1 & PBR, PC+1 & New PCL \\
\hline & 3. 1 & 1 & 0 & 1 & PBR, PC +2 & New PCH \\
\hline & 1. 1 & 1 & 1 & 1 & PBR,NEW PC & New OpCode \\
\hline
\end{tabular}

OpCode 1
New PCL 1
New PCH 1
IO 1
\(\mathrm{PCH} \quad 0\)
NCL OpCode 1
\begin{tabular}{lr} 
OpCode & 1 \\
AAL & 1 \\
AAH & 1 \\
AAB & 1 \\
Byte 0 & \(1 / 0\) \\
Bytes1-3 & \(1 / 0\) \\
OpCode & 1 \\
New PCL & 1 \\
New PCH & 1 \\
New BR & 1 \\
OpCode & 1
\end{tabular}


ADDRESS MODE
\#6d. Stop-the-Clock (STP)
(1 OpCode)
(1 byte) RES-=1
(3 cycles) RES-=0 RES-=0 RES-=1
(See 21a. Stack Hardware Interrupt)
7. Direct Indirect Indexed-(d), y (ORA, AND, EOR, ADC, STA, LDA, CMP, SBC) ( 8 OpCodes) (2 bytes)
( \(5,6,7,8,9\) and 10 cycles)
8. Direct Indirect Indexed Long-[d],y (ORA, AND, EOR, ADC, STA, LDA, CMP, SBC)
(8 OpCodes)
(2 bytes)
( \(6,7,8,9\) and 10 cycles)
9. Direct Indexed

Indirect-(d, x)
(ORA, AND, EOR, ADC,
STA, LDA, CMP, SBC)
(8 OpCodes)
(2 bytes)
( \(6,7,8,9\) and 10 cycles)
10a.Direct, X-d, x
(BIT, STZ, STY, IDY;
ORA, AND, EOR, ADC,
STA, LDA, CMP, SBC)
(11 OpCodes)
(2 bytes)
(4,5,6,7 and 8 cycles)
10b. Direct, \(\mathrm{X}(\mathrm{R}-\mathrm{M}-\mathrm{W})-\mathrm{d}, \mathrm{x}\)
(ASL, ROL, LSR, ROR, DEC, INC)
(6 OpCodes)
(2 bytes)
( \(6,7,8,9,12\) and
13 cycles)

CYCLE \(\overline{\mathrm{VP}}, \overline{\mathrm{ML}}, \mathrm{VDA}, \mathrm{VPA}\) ADDRESS BUS DATA BUS \(\mathrm{R} / \overline{\mathrm{W}}\)

RDY
\begin{tabular}{lllll}
1 & 1 & PBR, PC & OpCode & 1 \\
0 & 1 & PBR, PC +1 & IO & 1 \\
0 & 1 & PBR, PC+1 & IO & 1 \\
0 & 1 & PBR, PC+1 & RES (BRK) & 1 \\
0 & 1 & PBR, PC+1 & RES (BRK) & 1 \\
0 & 1 & PBR, PC+1 & RES (BRK) & 1 \\
1 & 1 & PBR, PC+1 & BEGIN & 1
\end{tabular}
(2)
\(\begin{array}{lll}1 . & 1 & 1 \\ 2 & 1\end{array}\)
1
2
2
3
4
(4) 4a. 11000 DBR, AAJ, AAL+YL
(1) 5a. \(11110 \quad \mathrm{DBR}, \mathrm{AA}+\mathrm{Y}+1-3\)
1. \(1 \begin{array}{lllll}1 & 1 & 1 & 1 & \text { PBR, PC }\end{array}\)
(2) 2a. \(1 \quad 1 \quad 0 \quad 0 \quad\) PBR, PC+1
5. \(\begin{array}{lllllll}1 & 1 & 1 & 0 & D B R, A A+Y \quad \text { Byte } 0 & 1 / 0\end{array}\)

PBR, \(\mathrm{PC}+1\)
PBR, PC
PBR, PC+1
PBR, PC+1
\(0, D+D O\)
\(0, D+D O+1\)
DBR, AAJ, AAL \(+Y L\)
DBR, AA \(+Y\)
\(\begin{array}{lr}\text { OpCode } & 1 \\ \text { DO } & 1 \\ \text { IO } & 1 \\ \text { AAL } & 1 \\ \text { AAH } & 1 \\ \text { IO } & -1 \\ \text { Byte } & 1 / 0 \\ \text { Bytes1-3 } & 1 / 0\end{array}\)
OpCode 1
3. 1
\(\begin{array}{ll}\text { 4. } & 1 \\ \text { 5. } & 1\end{array}\)
(17)
\(\begin{array}{lllll}\text { 5. } & 1 & 1 & 1 & 0 \\ \text { 5a. } & 1 & 1 & 0 & 0\end{array}\)
\(\begin{array}{lllll}6 . & 1 & 1 & 1 & 0 \\ 6 a . & 1 & 1 & 1 & 0\end{array}\)
(1)
1. 1
(2)
2) 2 a .11100
\(\begin{array}{lllll}\text { 3. } & 1 & 1 & 0 & 0 \\ \text { 4. } & 1 & 1 & 1 & 0\end{array}\)
\(\begin{array}{lllll}\text { 5. } & 1 & 1 & 1 & 0 \\ 6 . & 1 & 1 & 1 & 0\end{array}\)
(1)
\(\begin{array}{llllll}\text { (1) } & 6 \mathrm{a} . & 1 & 1 & 1 & 0 \\ & 1 . & 1 & 1 & 1 & 1 \\ 2 . & 1 & 1 & 0 & 1 \\ \text { (2) } & 2 \mathrm{a} . & 1 & 1 & 0 & 0 \\ & 3 . & 1 & 1 & 0 & 0 \\ & 4 . & 1 & 1 & 1 & 0 \\ \text { (1) } 4 \mathrm{a} . & 1 & 1 & 1 & 0\end{array}\)
0, D+DO
0,D+DO+1
0, D+DO+2
0,0+DO+2
\(A A B, A A+Y\)
\(A A B, A A+Y+1-3\)
PBR, PC
PBR, PC+1
PBR, PC+1
PBR, PC+1
\(0, D+D 0+X\)
\(0, D+D 0+X+1\)
DBR,AA
DBR, AA+1-3
PBR, PC
PBR, PC+1
PBR, PC+1
PBR, PC+1
\(0, D+D O+X\)
\(0, D+D O+X+1\)
1. \(1 \begin{array}{lll}1 & 1\end{array}\)

PBR, PC
\(\begin{array}{lllll}\text { 2. } & 1 & 1 & 0 & 1 \\ \text { 2a. } & 1 & 1 & 0 & 0\end{array}\)
\(\begin{array}{lllll}\text { 3. } & 1 & 1 & 0 & 0 \\ \text { 4. } & 1 & 0 & 1 & 0\end{array}\)
\(\begin{array}{lllll}\text { 4. } & 1 & 0 & 1 & 0 \\ 4 a . & 1 & 0 & 1 & 0\end{array}\)
(3) \(5.100000, D+D O+X+1\)
\(\begin{array}{lllllll}\text { (1) } 6 \mathrm{a} . & 1 & 0 & 1 & 0 & 0, \mathrm{D}+\mathrm{DO}+\mathrm{X}+1 \\ 6 . & 1 & 0 & 1 & 0 & 0, \mathrm{D}+\mathrm{DO}+\mathrm{X}\end{array}\)
\begin{tabular}{ll} 
OpCode & 1 \\
DO & 1 \\
IO & 1 \\
IO & 1 \\
Byte 0 & 1 \\
Bytes1-3 & 1 \\
IO & 1 \\
Bytes 3-1 & 0 \\
Byte 0 & 0
\end{tabular}

WDC THE WESTERN DESIGN CENTER, INC.


ADDRESS MODE
*17b. Absolute Indirect-(a)
(JML)
(1 OpCode)
(3 bytes)
(6 cycles
\#18. Direct Indirect-(d)
(ORA, AND, EOR, ADC, STA, LDA, CMP, SBC)
(8 OpCodes)
(2 bytes)
( \(5,6,7,8\) and 9 cycles)
*19. Direct Indirect Long-[d]
(ORA, AND, EOR, ADC
STA, LDA, CMP, SBC
( 8 OpCodes)
(2 bytes)
( \(6,7,8,9\) and 10 cycles)

CYCLE \(\overline{\mathrm{VP}}, \overline{M L}, \mathrm{VDA}, \mathrm{VPA}\) ADDRESS BUS
\begin{tabular}{|c|c|c|c|c|c|}
\hline & 1. 1 & 1 & 1 & 1 & PBR, PC \\
\hline & 2. 1 & 1 & 0 & 1 & PBR, \(\mathrm{PC}+1\) \\
\hline & 3. 1 & 1 & 0 & 1 & PBR, PC+2 \\
\hline & 4. 1 & 1 & 1 & 0 & \(0, \mathrm{AA}\) \\
\hline & 5. 1 & 1 & 1 & 0 & \(0, A A+1\) \\
\hline & 6. 1 & 1 & 1 & 0 & \(0, \mathrm{AA}+2\) \\
\hline & 1. 1 & 1 & 1 & 1 & NEW PBR, PC \\
\hline & 1. 1 & 1 & 1 & 1 & PBR, PC \\
\hline & 2. 1 & 1 & & 1 & PBR, PC+1 \\
\hline (2) & 2a. 1 & 1 & 0 & 0 & PBR, PC+1 \\
\hline & 3. 1 & 1 & 1 & 0 & 0, D+DO \\
\hline & 4. 1 & 1 & 1 & 0 & 0, D+DO+1 \\
\hline & 5. 1 & 1 & 1 & 0 & DBR, AA \\
\hline (1) & 5a. 1 & 1 & 1 & 0 & PBR, \(\mathrm{AA}+1-3\) \\
\hline d] & 1. 1 & 1 & 1 & 1 & PBR, PC \\
\hline & 2. 1 & 1 & 0 & 1 & PBR; PC+1 \\
\hline (2) & 2a. 1 & 1 & 0 & 0 & PBR, PC+1 \\
\hline & 3. 1 & 1 & 1 & 0 & 0, D+DO \\
\hline & 4. 1 & 1 & 1 & 0 & 0, D+DD+1 \\
\hline & 5. 1 & 1 & 1 & 0 & 0, D+DO+2 \\
\hline & 6. 1 & 1 & 1 & 0 & AAB, AA \\
\hline (1) & 6a. 1 & 1 & 1 & 0 & \(A A B, A A+1-3\) \\
\hline
\end{tabular}

20a.Absolute Indexed Indirect-
(a, \(x\) )
(JMP)
(1 OpCode)
(3 bytes)
(6 cycles)

11
1. 11



1. Add 1 byte (for immediate only) for 16 -bit data, add 3 bytes for 32-bit data, add 1 cycle for 16 -bit data and 3 cycles for 32 -bit data.
2. Add 1 cycle for direct register low (DL) not equal 0 .
3. Special case for aborting instruction. This is the last cycle which may be aborted or the Status, PBR or DBR registers will be updated.
4. Add 1 cycle for indexing across page boundaries, or write, or 16 -bit or 32 -bit Index Registers. When 8-bit Index Registers or in the emulation mode, this cycle contains invalid addresses.
5. Add 1 cycle if branch is taken.
6. Add 1 cycle if branch is taken across page boundaries in 6502 emulation mode.
7. Subtract 1 cycle for 6502 emulation mode.
8. Add 1 cycle for REP, SEP.
9. Wait at cycle 2 for 2 cycles after NMI- or IRQ- active input.
10. \(\mathrm{R} / \mathrm{W}\) - remains high during Reset.
11. BRK bit 4 equals " 0 " in Emulation mode.
12. PHP and PLP.
13. Some OpCodes shown are not on the w65C02.
14. VDA and VPA are not valid outputs on the W65C02 but are valid on the W65C832. The two signals, VDA and VPA, are included to point out the upward compatibility to the W65C832. When VDA and VPA are both a one level, this is equivalent to SYNC being a one level.
15. The PBR is not on the \(W 65 \mathrm{C} 02\).
16. Co-processors may monitor the signature byte to aid in processor to co-processor communications.
17. Add 1 cycle for 32 -bit Index Register mode.
18. Subtract 2 bytes and 2 cycles when in \(W 65 C 832\) Native mode for MVN and MVP.
```

            AAB Absolute Address Bank
            AAH Absolute Address High
            AAL Absolute Address Low
        AAVH Absolute Address Vector High
        AAVL Absolute Address Vector Low
    Byte O Data Byte 0
    Bytes 1-3 Data Bytes 1-3
C Accumulator
D Direct Register
DBA Destination Bank Address
DBR Data Bank Register
DEST Destination
DO Direct Offset
IDO Immediate Data Byte 0
ID1-3 Immediate Data Bytes 1-3
IO Internal Operation
* = New W65C816/802 Addressing Modes
\# = New W65C02 Addressing Modes
Blank = NMOS 6502 Addressing Modes

```

\section*{SECTION 7}

RECOMMENDED ASSEMBLER SYNTAX STANDARDS

\subsection*{7.1 Directives}

Assembler directives are those parts of the assembly language source program which give directions to the assembler; this includes the definition of data area and constants within a program. This standard excludes any definitions of assembler directives.

\subsection*{7.2 Comments}

An assembler should provide a way to use any line of the source program as a comment. The recommended way of doing this is to treat any blank line, or any line that starts with s semi-colon or an asterisk as a comment. Other special characters may be used as well.

\subsection*{7.3 The Source Line}

Any line which causes the generation of a single machine language instruction should be divided into four fields: a label field, the operation code, the operand, the comment field.
7.3.1 The Label Field--The label field begins in column one of the line. A label must start with an alphabetic character, and may be followed by zero or more alphanumeric characters. An assembler may define an upper limit on the number of characters that can be in a label, so long as that upper limit is greater than or equal to six characters. An assembler may limit the alphabetic characters to upper-case characters if desired. If lower-case characters are allowed, they should be treated as identical to their upper-case equivalents. Other characters may be allowed in the label, so long as their use does not conflict with the coding of operand fields.
7.3.2 The Operation Code Field--The operation code shall consist of a three character sequence (mnemonic) from Table 6-2. It shall start no sooner than column 2 of the line, or one space after the label if a label is coded.
7.3.2.1 Many of the operation codes in Table 6-2 have duplicate mnemonics; when two or more machine language instruction have the same mnemonic, the assembler resolves the difference based on the operand. 7.3.2.2 If an assembler allows lower-case letters in labels, it must also allow lower-case letters in the mnemonic. When lower-case letters are used in the mnemonic, they shall be treated as equivalent to the upper-case counterpart. Thus, the mnemonics LDA, Ida and LdA must all be recognized, and are equivalent.
7.3.2.3 In addition to the mnemonics shown in Table 6-2, an assembler may provide the alternate mnemonics show in Table 7-3-1.

\section*{Table 7-3-1 Alternate Mnemonics}
\begin{tabular}{cr} 
Standard & Alias \\
BCC & BLT \\
BCS & BGE \\
CMP A & CMA \\
DEC A & DEA \\
INC A & INA \\
JSL & JSR \\
JML & JMP \\
TCD & TAD \\
TCS & TAS \\
TDC & TDA \\
TSC & TSA \\
XBA & SWA
\end{tabular}
7.3.2.4 JSL should be recognized as equivalent to JSR when it is specified with a long absolute address. JML is equivalent to JMP with long addressing forced.
7.3.3 The Operand Field--The operand field may start no sooner than one space after the operation code field. The assembler must be capable of at least twenty-four bit address calculations. The assembler should be capable of specifying addresses as labels, integer constants, and hexadecimal constants. The assembler must allow addition and subtraction in the operand field. Labels shall be recognized by the fact that they start alphabetic characters. Decimal numbers shall be recognized as containing only the decimal digits 0...9. Hexadecimal constants shall be recognized by prefixing the constant with a "\$" character, followed by zero or more of either the decimal digits or the hexadecimal digits "A"..."F". If lower-case letters are allowed in the label field, then they shall also be allowed as hexadecimal digits.
7.3.3.1 All constants, no matter what their format, shall provide at least enough precision to specify all values that can be represented by a twenty-four bit signed or unsigned integer represented in two's complement notation.
7.3.3.2 Table 7-3-2 shows the operand formats which shall be recognized by the assembler. The symbol d is a label or value which the assembler can recognize as being less than \(\$ 100\). The symbol a is a label or value which the assembler can recognize as greater than \(\$ F F\) but less than \(\$ 10000\); the symbol al is a label or value that the assembler can recognize as being greater than \$FFF. The symbol EXT is a label which cannot be located by the assembler at the time the instruction is assembled. Unless instructed otherwise, an assembler shall assume that EXT labels are two bytes long. The symbols \(\underline{r}\) and \(\underline{r l}\) are 8 and 16 bit signed displacements calculated by the assembler.
7.3.3.3 Note that the operand does not determine whether or not immediate address loads one or two bytes, this is determined by the setting of the status register. This forces the requirement for \(a\) directive or directives that tell the assembler to generate one or two bytes of space for immediate loads. The directives provided shall allow separate settings for the accumulator and index registers.
7.3.3.4 The assembler shall use the <, >, and ^ characters after the \# character in immediate address to specify which byte or bytes will be selected from the value of the operand. Any calculations in the operand must be performed before the byte selection takes place. Table 7-3-2 defines the action taken by each operand by showing the effect of the operator on an address. The column that shows a two byte immediate value show the bytes in the order in which they appear in memory. The coding of the operand is for an assembler which uses 32 bit address calculations, showing the way that the address should be reduced to a 24 bit value.

Table 7-3-2 Byte Selection Operator
Operand One Byte Result Two Byte Result Four Byte Result
\begin{tabular}{llllllll}
\(\# \$ 01020304\) & 04 & 03 & 04 & 01 & 02 & 03 & 04 \\
\(\#\) \# \(\$ 01020304\) & 04 & 03 & 04 & & & & \\
\#>\$01020304 & 03 & 02 & 03 & & & & \\
\#^\$01020304 & 02 & 01 & 01 & & & &
\end{tabular}
7.3.3.5 In any location in an operand where an address, or expression resulting in an address, can be coded, the assembler shall recognize the prefix characters <, |, and >, which force one byte (direct page), two byte (absolute) or three byte (long absolute) addressing. In cases where the addressing modes is not forced, the assembler shall assume that the address is two bytes unless the assembler is able to determine the type of addressing required by context, in which case that addressing mode will be used. Addresses shall be truncated without error in an addressing mode is forced which does not require the entire value of the address. For example,
\[
\text { LDA } \$ 0203 \quad \text { LDA } \mid \$ 010203
\]
are completely equivalent. If the addressing mode is not forced, and the type of addressing cannot be determined from context,t he assembler shall assume that a two byte address is to be used. If an instruction does not have a short addressing mode (as in LDA< which ahs no direct page indexed by Y) and a short address is used in the operand, the assembler shall automatically extend the address by padding the most significant bytes with zeroes in order to extend the address to the length needed. As with immediate address, any expression evaluation shall take place before the address is selected; thus, the address selection character is only used once, before the address of expression. 7.3.3.6 The ! (exclamation point) character should be supported as an alternative to the | (vertical bar).
7.3.3.7 A long indirect address is indicated in the operand field of an instruction field of an instruction by surrounding the direct page address where the indirect address is found by square brackets; direct page addresses which contain sixteen-bit addresses are indicated by being surrounded by parentheses.
7.3.3.8 The operands of a block move instruction are specified as source bank, destination bank-the opposite order of tzz object bytes generated.
7.3.4 Comment Field--The comment field may start no sooner than one space after the operation code field or operand field depending on instruction type.

\section*{SECTION 8}

CAVEATS
Table 8-1 W65C816 Compatibility Issues
\begin{tabular}{|c|c|c|c|}
\hline & W65C816/802 & W65C02 & NMOS 6502 \\
\hline 1. S (Stack) & |Always page 1 ( \(\mathrm{E}=\mid\) (1), 8 bits; 16 |bits when ( \(\mathrm{E}=0\) ) & \[
\begin{aligned}
& \mid \text { Always page } 1,8 \mid \\
& \text { |bits }
\end{aligned}
\] & Always page 1,8 |bits \\
\hline 12. X (X Index Reg) & \[
\begin{aligned}
& \mid \text { Indexed page zero|z } \\
& \mid \text { always in page } 0 \mid \\
& \mid(E=1), \text { Cross page } \mid \\
& \mid(E=0)
\end{aligned}
\] & Always page 0 & |Always page 0 \\
\hline 13. Y (Y Index Reg) & | Indexed page zero|
|always in page \(0 \mid\)
\(\mid(E=1)\), Cross page |
\(\mid(E=0)\) & Always page 0 & |Always page 0 \\
\hline 4. A (Accumulator) & \[
\begin{aligned}
& \mid 8 \text { bits }(M=1), 16 \mid 8 \\
& \mid \text { bits }(M=0)
\end{aligned}
\] & 18 bits & \[
18 \text { bits }
\] \\
\hline 15. (Flag Reg) & |N,V, and \(Z\) flags |
|valid in decimal |
|
|mode. D=0 after |
|reset/interrupt. & \begin{tabular}{l}
|N,V, and Zflags |valid in dec. \\
|mode. D=0 after| |reset/interrupt
\end{tabular} & \(\mid N, V\), and \(Z\) flags
|invalid in
|decimal
| mode. D=unknown
|after reset. D
|not modified
|after interrupt \\
\hline 6. Timing & & & \\
\hline A. ABS,X ASL, LSR, ROL, ROR With No & 17 cycles & 16 cycles & 17 cycles \\
\hline Page Crossing & 1 | & & \\
\hline B. Jump Indirect & \(\mid\) | & & \\
\hline Operand=XXFF & | 5 cycles & 16 cycles & 15 cycles and \\
\hline I & 1 | & & | invalid page \\
\hline & 1 | & & |crossing \\
\hline C. Branch Across & \(\mid 4\) cycles ( \(\mathrm{E}=1\) ) | & 14 cycles & 14 cycles \\
\hline Page & |3 cycles ( \(\mathrm{E}=0\) ) & & \\
\hline D. Decimal Mode & |No add. cycle | & | Add 1 cycle & | No add. cycle \\
\hline 17. BRK Vector & |O0FFFE, F (E=1) | & |FFFE, F BRK bit=| & |FFFE, F BRK bit=0 \\
\hline & |BRK bit=0 on | & 10 on stack if | & Ion stack if IRQ-, \\
\hline & |stack if IRQ-, | & |IRQ-, NMI-. | & | NMI-. \\
\hline & | NMI-, ABORT-. & & \\
\hline & |00FFE6, 7 (E=0) X=1 & & \\
\hline & |X on Stack always| & & \\
\hline 18. Interrupt or Break & |PBR not pushed | & Not available & | Not available \\
\hline Bank Address & | (E=1), RTI PBR & & \\
\hline & | not pulled ( \(\mathrm{E}=1\) ), | & & \\
\hline & |PBR pushed ( \(\mathrm{E}=0\) ), , & & \\
\hline & |RTI PBR pulled | & & \\
\hline & | \(\mathrm{E}=0)\). | & & \\
\hline 19. Memory Lock (ML-) & |ML-=0 during Read| |Modify and Write |cycles. & ML-=0 during Modify and Write cycles. & |Not available \\
\hline
\end{tabular}


\subsection*{8.1 Stack Addressing}

When in the Native mode, the Stack may use memory locations 000000 to 00FFFFF. The effective address of Stack, Stack Relative, and Stack Relative Indirect Indexed addressing modes will always be within this range. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes will increment or decrement beyond this range when accessing two or three bytes.

JSL; JSR(a, x): PEA, PEI, PER, PHD, PLD, RTL; d, s; (d,s), y

\subsection*{8.2 Direct Addressing}
8.2.1 The Direct Addressing modes are often used to access memory registers and pointers. The effective address generated by Direct; Direct, X and Direct, \(Y\) addressing modes will always be in the Native mode range 000000 to OOFFFF. When in the Emulation mode, the direct addressing range is 000000 to 0000 FF , except for [Direct] and [Direct],Y addressing modes and the PEI instruction which will increment from 0000 FE or 0000 FF into the Stack area.
8.2.2 When in the Emulation mode and DH is not equal to zero, the direct addressing range is 00DHOO to OODHFF, except for [Direct] and [Direct], Y addressing modes and the PEI instruction which will increment from OODHFE or OODHFF into the next higher page.
8.2.3 When in the Emulation mode and \(D I\) in not equal to zero, the direct addressing range is 000000 to OOFFFF.

\subsection*{8.3 Absolute Indexed Addressing}

The Absolute Indexed addressing modes are used to address data outside the direct addressing range. The W65C02 and W65C832 addressing range is 0000 to FFFF. Indexing from page FFXX may result in a \(00 Y Y\) data fetch when using the W65C02 or W 65 C 832 . In contrast, indexing from page ZZFFXX may result in \(Z Z+1,00 Y Y\) when using the W65C832.

\subsection*{8.4 ABORT- Input}
8.4.1 ABORT- should be held low for a period not to exceed one cycle. Also, if ABORT- is held low during the Abort Interrupt sequence, the Abort Interrupt will be aborted. It is not recommended to abort the Abort Interrupt. The ABORT- internal latch is cleared during the second cycle of the Abort Interrupt. Asserting the ABORT- input after the following instruction cycles will cause registers to be modified:
8.4.1.1 Read-Modify-Write: Processor status modified if ABORT- is asserted after a modify cycle.
8.4.1.2 RTI: Processor status modified if ABORT- is asserted after cycle 3.
8.4.1.3 IRQ-, NMI-, ABORT- BRK, COP: When ABORT- is asserted after cycle 2, PBR and DBR will become 00 (Emulation mode) or PBR will become 00 (Native mode).
8.4.2 The Abort- Interrupt has been designed for virtual memory systems. For this reason, asynchronous ABORT's- may cause undesirable results due to the above conditions.
8.5 VDA and VPA Valid Memory Address Output Signals \(\qquad\)
When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid addresses may be generated. The Page and Bank addresses could also be invalid. This will be due to low byte addition only. The cycle when only low byte addition occurs is an optional cycle for instructions which read memory when the Index Register consists of 8 bits. This optional cycle becomes a standard cycle for the Store instruction, all instructions using the 16 -bit Index Register mode, and the Read-Modify-Write instruction when using 8- or 16 -bit Index Register modes.
8.6 Apple II, IIe, IIc and II+ Disk Systems

VDA and VPA should not be used to qualify addresses during disk operation on Apple systems. Consult your Apple representative for hardware/software configurations.

\section*{\(8: 7\) DB/BA Operation when RDY is Pulled Low}

When RDY is low, the Data Bus is held in the data transfer state (i.e., PHI2 high). The Bank address external transparent latch should be latched when the PHI2 clock or RDY is low:

\subsection*{8.8 M/X Output}
\(\qquad\)
The \(M / X\) output reflects the valid of the \(M\) and \(X\) bits of the processor Status Register The REP \(C\). SEP and PLP instructions may change the state of the \(M\) and X bits. Note that the \(\mathrm{N} / \mathrm{X}\) output is invalid during the instruction cycle following REP, SEP and PLP instruction execution. This cycle is used as the opcode fetch cycle of the next instruction.

\subsection*{8.9.All Opcodes Eunction in All Modes of Operation}
8.9.1 It should be noted that all opcodes function in all modes of operation. However, some instructions and addressing modes are intended for W65C832 24 -bit addressing and are therefore less useful for the W65C832. The following is a list of instructions and addressing modes which are primarily intended for W65C832 use:
©Sप゙;RTL; [d];[d],y;JMP al;JML;al,al,x
8.2 .2 The following instructions may be used with the W65C832 even though a Bank Address is not multiplexed on the Data Bus:
or PHK;PHB;PLB
8.9.3 The following instructions have "limited" use in the Emulation mode: 8.9.3.1 The REP and SEP instructions cannot modify the \(M\) and \(X\) bits when in the Enulation mode. In this mode the \(M\) and \(X\) bits will always be high (logic 1).
8.9.3.2 When in the Emulation mode, the MVP and MVN instructions use the \(X\) and \(Y\) Index Registers for the memory address. Also, the MVP and MVN T. ....est reninstructions can only move data within the memory range 0000 (Source (tank) to OOFF (Destination Bank) for the W65C832, and 0000 to 00FF for the W65C832. eas:
8.10 Indirect Jumps

The JMP (a) and JMI (a) instructions use the direct Bank for indirect addressing, while JMP \((a, x)\) and JSR \((a, x)\) use the Program Bank for indirect address tables.

\subsection*{8.11 Switching Modes}

When switching from the Native mode to the Emulation mode, the \(X\) and \(M\) bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the \(X\) and \(Y\) Index Registers are set to 00 . To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the S, X and Y Registers and the low and high byte of the Accumulator ( \(A\) and \(B\) ) are not affected by a mode change.

WDC
THE WESTERN DESIGN CENTER, INC.
W65C832
8.12 How Hardware Interrupts, BRK, and COp Instructions Afféct the Program Bank and the Data Bank Registers
8.12.1 When in the Native mode, the Program Bank register (PBR) is cleared to 00 when a hardware interrupt, BRK or COP is executed. In the Native mode, previous PBR contents is automatically saved on Stack.
8.12.2 In the Emulation mode, the \(P B R\) and \(D B R\) registers are cleared-to 00 when a hardware interrupt, BRK or COP is executed. In this case, previous

8.12.3 Note that a Return from Interrupt (RTI) should always berecuted from the same "mode" which originally generated the interfupt. an
8.13 Binary Mode

The Binary Mode is set whenever a hardware or softwate interypteis executed. The D flag within the Status Register is cleared to zero.

\subsection*{8.14 WAI Instruction}


The WAI instruction pulls RDY low and places the processor in the WAI "low power" mode. NMI-, IRQ- or RESET will terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORT- input will abort the WAI instruction, but will not restart the processor. * When the Status Register I flag is set (IRQ- disabled), the IRQ- interrupt will cause the next instruction (following the WAI instruction) to be executed without going to the IRQ- interrupt handler. This method results in the highest speed response to an IRQ- input. When an interrupt is received after an ABORT- which occurs during the WAI instruction, the processor will return to the WAI instruction. Other than RES- (highest priority), ABORT- is the next highest priority, followed by NMI- or IRQ- interrupts.
8.15 The STP instruction disables the PHI2 clock to alpecircuitry :e When disabled, the PHI2 clock is held in the high state. In this case, the Dta Bus will remain in the data transfer state and the Bank address will not be multiplexed onto the Data Bus. Upon executing the STP instruction, the RES- signal is the only input which can restart the processor. The processor is restarted by enabling the PHI2 clock, which occurs on the falling edge of the RES- input. Note that the external oscillator must be stable and operating properly before RES- goes high.
8.16 COP Signatures

Signatures \(00-7 \mathrm{~F}\) may be user defined, while signatures \(80-\mathrm{FF}\) are reserved for instructions on future microprocessors. Contact WDC for software emilation of future microprocessor hardware functions.
8.17 WDM Opcode Use


The WDM opcode will be used on future micropocessors al

\subsection*{8.18 RDY Pulled During Write}

The NMOS 6502 does not stop during a write operation. In contrast, both the W65C02 and the W65C832 do stop during write operations. The W65C832 stops during a write when in the Native mode, but does not stop when in the Emulation mode.
8.19 MVN and MVP Affects on the Data Bank Register

The MVN and MVP instructions change the Data Bank Register to the value of the second byte of the instruction (destination bank address).
8.20 Interrupt Priorities

The following interrupt priorities will be in effect should more than one interrupt occur at the same time:

RES- Highest Priority
ABORT-
NMI-
IRQ- Lowest Priority
8.21 Transfers from differing register sizes

All transfers from one register to another will result in a full 32-bit output from the source register. The destination register size will determine the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size:

TAS;TSA;TAD;TDA

\subsection*{8.22 Stack Transfers}

When in the W65C02 Emulation mode, a 01 is forced into the high byte of the 16 -bit stack pointer. When in the Native mode or W 65 C 816 Emulation mode, the A Accumulator is transferred to the 16-bit stack pointer. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the A Accumulator regardless of the state of the \(M\) bit in the Status Register.

\subsection*{8.23 REP/SEP}

WDC had problems using the REP and SEP instructions in early versions of the high-speed W65C816 and W65C802 devices and has been corrected on all W65C832 devices.```


[^0]:    WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

    Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales policies, copies of which are available upon request.

    Copyright (C) 1981-1990 by The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form.

